Package Die Ports Walter Katz IBIS Interconnect 10/31/12.

Slides:



Advertisements
Similar presentations
Packaging.
Advertisements

Package EBD/EMD Walter Katz IBIS Interconnect 11/13/12.
Package and On-Die Interconnect Decisions Made and Proposed Solutions Walter Katz IBIS ATM December 3, 2013.
Interconnect Terminal Naming Walter Katz Signal Integrity Software, Inc. IBIS ATM January 9, 2015.
Terminal Draft 2 Walter Katz Signal Integrity Software, Inc. IBIS Interconnect July 9, 2014.
ASE Flip-Chip Build-up Substrate Design Rules
IBIS-ISS Package Status Walter Katz IBIS ATM December 17, 2014.
Ch.7 Layout Design Standard Cell Design TAIST ICTES Program VLSI Design Methodology Hiroaki Kunieda Tokyo Institute of Technology.
IBIS Interconnect Decision Time Walter Katz IBIS Interconnect 6/19/13.
Trends and Perspectives in deep-submicron IC design Bram Nauta MESA + Research Institute University of Twente, Enschede, The Netherlands University of.
Micron Technology Clinic Evaluation of Integrated Circuit Power Supply Noise with Two-Phase Analysis Sze-Hsiang Harper, Michael Tomer, Kristian Blomquist,
Digital Integrated Circuits© Prentice Hall 1995 Interconnect COPING WITH INTERCONNECT.
For the exclusive use of adopters of the book Introduction to Microelectronic Fabrication, Second Edition by Richard C. Jaeger. ISBN © 2002.
Design and Implementation of VLSI Systems (EN1600)
The Spartan 3e FPGA. CS/EE 3710 The Spartan 3e FPGA  What’s inside the chip? How does it implement random logic? What other features can you use?  What.
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE VLSI Circuit Design Lecture 20 - Chip-Level.
CSE241 VLSI Digital Circuits Winter 2003 Lecture 15: Packaging
SPD general meeting Pixel bus and Pilot MCM Integration CERN October 8, 2002.
IBIS Interconnect BIRD Draft 3 Walter Katz Signal Integrity Software, Inc. IBIS Summit, DesignCon Santa Clara, CA January 30, 2015.
Area-I/O Flip-Chip Routing for Chip-Package Co-Design Progress Report 方家偉、張耀文、何冠賢 The Electronic Design Automation Laboratory Graduate Institute of Electronics.
Practical Reliability Engineering, Fifth Edition. Patrick D. T. O’Connor and Andre Kleyner. © 2012 John Wiley & Sons, Ltd. Chapter 9 Electronic Systems.
Signal Integrity Software, Inc.Electronic Module Description© SiSoft, 2008 Electrical Module Description EMD A new approach to describing packages and.
Interconnect Modeling Status Draft 1 Walter Katz … IBIS Summit, DesignCon January 31, 2013.
IBIS-ISS Package Proposal Status Walter Katz IBIS ATM January 7, 2014.
Etron Project: Placement and Routing for Chip-Package-Board Co-Design
Updated Interconnect Proposal Bob Ross, Teraspeed Labs EPEPS 2015 IBIS Summit San Jose, CA, October 28, 2015 Updated Interconnect.
Digital Integrated Circuits© Prentice Hall 1995 Interconnect COPING WITH INTERCONNECT.
Fang Gong HomeWork 6 & 7 Fang Gong
EP/ED group meeting1 ALICE PIXELS DETECTOR.
Package Modeling Status Walter Katz IBIS Open Forum December 6, 2013.
Po-Wei Lee, Chung-Wei Lin, Yao-Wen Chang, Chin-Fang Shen, Wei-Chih Tseng NTU &Synopsys An Efficient Pre-assignment Routing Algorithm for Flip-Chip Designs.
Updated Interconnect Proposal Bob Ross, Teraspeed Labs Draft Presented September 23, 2015 at the Interconnect Working Group Copyright.
IBIS & ICM Interfacing: Three Options Michael Mirmak Intel Corporation December 4, 2007.
Signal Integrity Software, Inc.Electronic Module Description© SiSoft, 2008 Electrical Module Description EMD A new approach to describing packages and.
Vessel dimensions GTK assembly carrier Electrical connections Cooling pipes integration Vessel alignment with the beam Next steps Conclusion 3/10/20102.
AIDA ASIC review Davide Braga Steve Thomas ASIC Design Group 11 February 2009.
Fixing GND in IBIS Walter Katz SiSoft IBIS-Packaging May
David Nelson SQP E-board November 4, Pixel nSQP E-board Presented by David Nelson
ASE ASEK LGA Substrate Design Rev. :0 Date : 03/09/04” Prepared : Damon_Hung.
System in Package and Chip-Package-Board Co-Design
EMD Overview Walter Katz IBIS Open Forum March 15, 2013.
10/07/04 *Other brands and names are the property of their respective owners Page 1 IBIS & ICM Interfacing Options Alternative.
Updated Interconnect Proposal Bob Ross, Teraspeed Labs EPEPS 2015 IBIS Summit San Jose, CA, October 28, 2015 Updated Interconnect.
Pin Mapping Key Concepts From IBIS 6.0… “The [Pin Mapping] keyword names the connections between POWER and/or GND pins and buffer and/or terminator voltage.
IBIS & ICM Interfacing: Simple Link Michael Mirmak September 21, 2005.
Interconnect Terminal Mapping Figures 30 Sep
Power Line Communication for Hybrid Power/Signal Pin SOC Design CK Cheng CSE Dept, UC San Diego.
ASE ASE Flip-Chip Laminate Substrate Design ASE Flip-Chip Laminate Substrate Design Date : 07/15/03 Rev. H.
Fixing [Pin Mapping] Walter Katz Signal Integrity Software, Inc. IBIS Summit, DesignCon Santa Clara, CA January 22, 2016.
PACKAGE FABRICATION TECHNOLOGY Submitted By: Prashant singh.
[Die Supply Pads] Walter Katz Signal Integrity Software, Inc. IBIS Interconnect January 6, 2016.
IBIS Interconnect BIRD Draft 0 Walter Katz Signal Integrity Software, Inc. IBIS Summit, DesignCon January 27, 2015.
MICROPROCESSOR DESIGN1 IR/Inductive Drop Introduction One component of every chip is the network of wires used to distribute power from the input power.
IC packaging and Input - output signals
Logic Gates Binary Day 3 PEOPLE 2016.
Walter Katz IBIS-ATM December 8, 2015
Thermosonic Bonding Ball bonding process A2 Group Members :
IBIS Interconnect Task Group December 15, 2015
Homework 3 (Due 3/10) Submit code and report to:
Design and Implementation of VLSI Systems (EN1600)
بسم الله الرحمن الرحيم الموضوع:الوضوء صفته وفرائضه وسننه
Homework 3 (Due 3/10) Submit code and report to:
Introduction to I/O PAD
3D silicon package structure
DUT vs DIA Device Under Test vs Device In Action
COPING WITH INTERCONNECT
Design and Implementation of VLSI Systems (EN1600)
Ground Recommendations Review of Recent Discussion
IBIS Interconnect Task Group August 23, 2017
Presentation transcript:

Package Die Ports Walter Katz IBIS Interconnect 10/31/12

Overview Defining Ports of Package and On-Die Interconnect Models – Minimal change to legacy IBIS files – On-Die models are dependent on die only independent of package – Package models are dependent on package only independent of die

Die “Buffer” Ports DieBuf.DQ1 DiePu.DQ1 DiePd.DQ1 Indicates XYZ of Die Buffer Port of On-Die Model

Die “Pad” Types / Ports DiePad.DQ1 Bump Pad (e.g. Flip Chip) Bondwire Pad (e.g. Wire Bond) Indicates XYZ of Die Pad Port of On-Die Model

Package “Pad” Types / Ports PkgPad.A1 Bump Pad (e.g. Flip Chip) Indicates XYZ of Pad Port of Package Model Bondwire Pad (e.g. Wire Bond)

Package “Pin” Types / Ports PkgPin.A1 Pin (e.g. PGA) Ball (e.g. BGA) Pad (e.g. SMD) Side (e.g. Stacked SOL) Indicates XYZ of Pin Port of Package Model

Implicit Port Names [Pin] – A1 DQ1 DQ On-Die Model – DieBuf.DQ1 – DiePad.DQ1 Package Model – PkgPad.A1 – PkgPin.A1

Signal Interconnect Models.ibs [Pin] – A1 DQ1 DQ – A2 DQ2 DQ – B1 VDD Power – B2 VDD Power – B3 VSS GND – B4 VSS GND [Model] DQ – PuRef VDD – PdRef VSS Models Package –.subckt A1 PkgPin.A1 PkgPad.A1 –.subckt A2 PkgPin.A2 PkgPad.A2 On-Die –.subckt DQ1 DiePad.DQ1 DieBuf.DQ1 –.subckt DQ2 DiePad.DQ2 DieBuf.DQ2 Combined –.subckt A1DQ1 PkgPin.A1 DieBuf.DQ1 – X1 PkgPin.A1 die A1 – X2 PkgPin.A1 die DieBuf.DQ1 DQ1 –.ends A1DQ1

Power/GND Pins Legacy IBIS No Distributed Die PDN.ibs [Pin] – B1 VDD Power – B2 VDD Power – B3 VSS GND – B4 VSS GND [Model] DQ – PuRef VDD – PdRef VSS Package Model Ports PkgPin.B1 PkgPin.B2 PkgPin.B3 PkgPin.B4 PkgPad.VDD PkgPad.VSS

Power/GND Pins Distributed Die PDN.ibs [Pin] – A1 DQ1 DQ – A2 DQ2 DQ – B1 VDD Power – B2 VDD Power – B3 VSS GND – B4 VSS GND [Die Pad] – D1 VDD – D2 VDD – D3 VDD – D4 VSS – D5 VSS – D6 VSS [Model] DQ – PuRef VDD – PdRef VSS

Package an On-Die Ports Distributed Die PDN Package PDN Model Ports PkgPinB1 PkgPin.B2 PkgPin.B3 PkgPin.B4 PkgPad.D1 PkgPad.D2 PkgPad.D3 PkgPad.D4 PkgPad.D5 PkgPad.D6 Die PDN Model Ports DiePad.D1 DiePad.D2 DiePad.D3 DiePad.D4 DiePad.D5 DiePad.D6 DiePu.DQ1 DiePu.DQ2 DiePd.DQ1 DiePd.DQ2

Conclusions Only need [Die Pad] section for distributed die Power Delivery Network (PDN) Implicit naming conventions allow package models independent of die and on-die models independent of package Can be extended to allow different wire bond models dependent on die used in package