CS 140 Lecture 16 System Designs Professor CK Cheng CSE Dept. UC San Diego 1.

Slides:



Advertisements
Similar presentations
CS 140 Lecture 11 Sequential Networks: Timing and Retiming Professor CK Cheng CSE Dept. UC San Diego 1.
Advertisements

1 CS 140L Lecture 8 System Design Professor CK Cheng CSE Dept. UC San Diego.
CS 140 Lecture 10 Sequential Networks: Implementation Professor CK Cheng CSE Dept. UC San Diego 1.
CS 140L Lecture 5 Professor CK Cheng CSE Dept. UC San Diego.
1 CS 140 Lecture 12 Standard Combinational Modules Professor CK Cheng CSE Dept. UC San Diego.
CS 140 Lecture 17 Professor CK Cheng 11/26/02. System Designs 1.Intro 2.Spec 3.Implementation.
CS 140 Lecture 11 Professor CK Cheng 5/09/02. Part III - Standard Modules Decoder, Encoder, Mux, DeMux, Shifter, Adder, Multiplexer Interconnect: Decoder,
1 CS 140 Lecture 19 Sequential Modules Professor CK Cheng CSE Dept. UC San Diego.
1 CS 140 Lecture 3 Combinational Logic Professor CK Cheng CSE Dept. UC San Diego.
CSE 140 Lecture 8 Sequential Networks Professor CK Cheng CSE Dept. UC San Diego 1.
CS 140 Lecture 16 System Designs Professor CK Cheng CSE Dept. UC San Diego 1.
CS 140L Lecture 5: Counters Professor CK Cheng CSE Dept. UC San Diego 1.
CSE 291-a Interconnection Networks Lecture 12: Deadlock Avoidance (Cont’d) Router February 28, 2007 Prof. Chung-Kuan Cheng CSE Dept, UC San Diego Winter.
1 CS 140 Lecture 9 Sequential Networks Professor CK Cheng CSE Dept. UC San Diego.
CS 140 Lecture 8 Sequential Networks Professor CK Cheng CSE Dept. UC San Diego.
1 CS 20 Lecture 14 Karnaugh Maps Professor CK Cheng CSE Dept. UC San Diego.
CSE 140L Lecture 4 Flip-Flops, Shifters and Counters Professor CK Cheng CSE Dept. UC San Diego.
Interconnection Networks Lecture 8: February 12, 2007 Prof. Chung-Kuan Cheng CSE Dept, UC San Diego Winter 2007 Transcribed by Wanping Zhang.
CS 140 Lecture 13 Combinational Standard Modules Professor CK Cheng CSE Dept. UC San Diego 1.
CS 140 Lecture 17 System Designs III Professor CK Cheng CSE Dept. UC San Diego 1.
CS 140 Lecture 17 System Designs III Professor CK Cheng CSE Dept. UC San Diego 1.
CS 140 Lecture 18 Professor CK Cheng 6/04/02. Part IV. System Designs Algorithm: { Input X, Y type bit-vector, start type boolean; Local-Object A, B type.
CS 140 Lecture 12 Professor CK Cheng 11/07/02. Part III - Standard Modules Decoder, Encoder, Mux, DeMux, Shifter, Adder, Multiplexer Interconnect: Decoder,
1 CSE20 Lecture 6 4/19/11 CK Cheng UC San Diego. Residual Numbers (NT-1 and Shaum’s Chapter 11) Introduction Definition Operations Range of numbers Conversion.
CS 140 Lecture 4 Combinational Logic: K-Map Professor CK Cheng CSE Dept. UC San Diego 1.
1 CSE20 Lecture 16 Boolean Algebra: Applications Professor CK Cheng CSE Dept. UC San Diego 1.
CS 140L Lecture 7 Professor CK Cheng 11/12/02. Transformation between Mealy and Moore Machines Algorithm: 1) For each NS, z = S i, j create a state S.
CS 140L Lecture 9 Professor CK Cheng 6/03/02. transistors modules sequential machine system 1.Adders, Muxes 2.F-Fs and counters 3.Finite State Machine.
1 CS 140 Lecture 18 Sequential Modules: Serial Adders, Multipliers Professor CK Cheng CSE Dept. UC San Diego.
1 CS 140 Lecture 3 Combinational Logic Professor CK Cheng CSE Dept. UC San Diego.
CS 140 Lecture 6 Professor CK Cheng UC San Diego.
CS 140 Lecture 5 Professor CK Cheng CSE Dept. UC San Diego.
CS 140L Lecture 7 Transformation between Mealy and Moore Machines Professor CK Cheng CSE Dept. UC San Diego.
CS 140 Lecture 5 Professor CK Cheng CSE Dept. UC San Diego 1.
CS 140 Lecture 19 Professor CK Cheng 12/05/02. Sequential Machine Standard Modules Combinational Sequential System Designs.
CS 140 Lecture 9 Professor CK Cheng 10/24/02. Sequential Network 1.Components F-Fs 2.Specification D Q Q’ CLK.
CSE 140 Lecture 15 System Designs Professor CK Cheng CSE Dept. UC San Diego 1.
CSE20 Lecture 3 Number Systems: Negative Numbers 1.Sign and Magnitude Representation 2.1’s Complement Representation 3.2’s Complement Representation 1.
CS 140L Lecture 4 Professor CK Cheng 10/22/02. 1)F-F 2)Shift register 3)Counter (Asynchronous) 4)Counter (Synchronous)
1 CSE 140 Lecture 12 Standard Combinational Modules Professor CK Cheng CSE Dept. UC San Diego.
CSE 140 Lecture 12 Combinational Standard Modules CK Cheng CSE Dept. UC San Diego 1.
CSE 140 Lecture 13 Combinational Standard Modules Professor CK Cheng CSE Dept. UC San Diego 1.
Lecture 5: K-Map minimization in larger input dimensions and K-map minimization using max terms CSE 140: Components and Design Techniques for Digital Systems.
CSE 140 Lecture 12 Combinational Standard Modules CK Cheng CSE Dept. UC San Diego 1.
CSE 140 Lecture 15 System Design II CK Cheng CSE Dept. UC San Diego 1.
CSE 140 Lecture 13 System Designs
CSE 140 Lecture 8 Sequential Networks
CSE 140 Lecture 14 System Designs
CSE 140 Lecture 14 System Designs
CSE 140: Components and Design Techniques for Digital Systems
CSE 140 Lecture 12 Combinational Standard Modules
CSE 140 Lecture 16 System Designs
CSE 140 Lecture 12 Combinational Standard Modules
CSE 140 Lecture 15 System Designs
CSE 140: Components and Design Techniques for Digital Systems
CSE 140 Lecture 17 System Design II
CS 140 Lecture 16 Professor CK Cheng 11/21/02.
CSE 140L Discussion 3 CK Cheng and Thomas Weng
CSE 140 Lecture 14 System Design
CS 140 Lecture 19 Standard Modules
CS 140 Lecture 15 Sequential Modules
CSE 140 Lecture 16 System Designs II
CSE20 Lecture 3 Number Systems
CSE 140 Lecture 3 Combinational Logic: Implementation
Professor CK Cheng CSE Dept. UC San Diego
CSE 140 Lecture 4 Combinational Logic: K-Map
CSE 140 Lecture 9 Sequential Networks
CS 140L Lecture 7 Transformation between Mealy and Moore Machines
CS 140L Lecture 8 Professor CK Cheng 11/19/02.
CSE 140 Lecture 16 System Designs
Presentation transcript:

CS 140 Lecture 16 System Designs Professor CK Cheng CSE Dept. UC San Diego 1

System Designs 1.Intro 2.Components 3.Implementation 2

Implementation: Example Given a hardware program, implement data path and control subsystems { Input X, Y type bit-vector, start type boolean; Local-Object A, B type bit-vector; Output Z type bit-vector, done type boolean; Wait: If start’ goto Wait; S1: A <= X || B <= Y|| done <= 0; S2: If B >= 0 goto S4; S3: B <= -B; S4: If A >= B goto S6; S5: A <= A + 1 || B <= B-1 || goto S4; S6: Z <= 4 * A || done <= 1 || goto Wait; } 3

Data Subsystem Control Subsystem C 1-7 (A > B) B7B7 X Y start Z done Z = 4 Ceiling[ (X + |Y| )/ 2] if X< |Y| 4X otherwise

A  X B  Y B  -B A >= B A  A + 1 B  B – 1 Z  4A operation A  Load (X) B  Load (Y) B  CS (B) Comp (A, B) A  INC (A) B  DEC (B) Z  Load (A) Z  SHL (Z) control C 1 C 2 C 3 C 4 C 5 C 6 C 7 5

B A C2C2 C3C3 C5C5 C1C1 C4C4 X INC Comp Z Control Unit B C6C6 C7C7 CS DEC Y C1C1 C2C2 C3C3 C4C4 C5C5 C6C6 C7C7 start done 6

S0: S1: S2: S3: S4: S5: S6: S7: S8: If start’, goto S0, else goto S1 A  X || B  Y || done  0 || goto S2 If B’ goto S4, else goto S3 B  CS (B), goto S4 If k goto S6, else goto S5 A  INC (A), B  DEC (B), goto S4 Z  A goto S7 Z  SHL (z), goto S8 Z  SHL (z), done 1, goto S0 Designing the control unit 7

State Machine S0 S1 S2 S3 S4 S8 S7 S6 S5 k’ k B B’ start’ start 8

9 Control Subsystem: One-Hot State Machine Design Input: State Diagram 1.Use a flip flop to replace each state. 2.Set the flip flop which corresponds to the initial state and reset the rest flip flops. 3.Use an OR gate to collect all inward edges. 4.Use a Demux to distribute the outward edges.

start start’ S2 S3 B7B7’ S5 S6 S0 S1 S4 k k’ S7 S8 10 One-Hot State Machine