1 Cray Supercomputers: The Cray X1 Sara Prochnow Kevin Boucher Brian Femiano Allen Peppler.

Slides:



Advertisements
Similar presentations
Introduction to Computers Section 4A. home Decimal Number System Called base 10 because 10 symbols are available.
Advertisements

MEMORY popo.
Machine cycle.
Vectors, SIMD Extensions and GPUs COMP 4611 Tutorial 11 Nov. 26,
by Wannarat Computer System Design Lecture 2 Instruction Set Architecture.
Topics covered: Memory subsystem CSE243: Introduction to Computer Architecture and Hardware/Software Interface.
Lecture 2-Berkeley RISC Penghui Zhang Guanming Wang Hang Zhang.
DH2T 34 Computer Architecture 1 LO2 Lesson Two CPU and Buses.
Discovering Computers 2010
Computer Systems. Computer System Components Computer Networks.
Professor Michael J. Losacco CIS 1110 – Using Computers System Unit Chapter 4.
Computer Organization and Architecture
I/O Subsystem Organization and Interfacing Cs 147 Peter Nguyen
Objectives Overview Discovering Computers 2014: Chapter 6 See Page 248
1 Sec (2.3) Program Execution. 2 In the CPU we have CU and ALU, in CU there are two special purpose registers: 1. Instruction Register 2. Program Counter.
Computer Systems CS208. Major Components of a Computer System Processor (CPU) Runs program instructions Main Memory Storage for running programs and current.
Department of Computer and Information Science, School of Science, IUPUI Dale Roberts, Lecturer Computer Science, IUPUI CSCI.
Chapter 6 Inside Computers and Mobile Devices Discovering Computers Technology in a World of Computers, Mobile Devices, and the Internet.
Chapter 4 The System Unit: Processing and Memory Prepared by : Mrs. Sara salih.
Basic Microcomputer Design. Inside the CPU Registers – storage locations Control Unit (CU) – coordinates the sequencing of steps involved in executing.
1 More on Computer Components Computer switches Binary number system Inside the CPU Cache memory Types of RAM Computer buses Creating faster CPUs NEXT.
Computers Central Processor Unit. Basic Computer System MAIN MEMORY ALUCNTL..... BUS CONTROLLER Processor I/O moduleInterconnections BUS Memory.
Computer Processing of Data
3 1 3 C H A P T E R Hardware: Input, Processing, and Output Devices.
Random access memory.
 Design model for a computer  Named after John von Neuman  Instructions that tell the computer what to do are stored in memory  Stored program Memory.
Chapter 1 Basic Structure of Computers. Chapter Outline computer types, structure, and operation instructions and programs numbers, arithmetic operations,
Discovering Computers 2012: Chapter 4
Objectives Overview Describe the various computer and mobile device cases and the contents they protect Describe multi-core processors, the components.
Copyright Prentice-Hall, Inc Chapter 2.
Computers organization & Assembly Language Chapter 0 INTRODUCTION TO COMPUTING Basic Concepts.
The Central Processing Unit: What Goes on Inside the Computer
1Copyright © Prentice Hall 2000 The Central Processing Unit Chapter 3 What Goes on Inside the Computer.
Introduction to Computer Architecture. What is binary? We use the decimal (base 10) number system Binary is the base 2 number system Ten different numbers.
Computer Organization - 1. INPUT PROCESS OUTPUT List different input devices Compare the use of voice recognition as opposed to the entry of data via.
SKILL AREA: 1.2 MAIN ELEMENTS OF A PERSONAL COMPUTER.
Chapter 2 Data Manipulation Yonsei University 1 st Semester, 2015 Sanghyun Park.
Computer Science 101 Computer Systems Organization.
Computer Organization & Assembly Language © by DR. M. Amer.
CSCI-100 Introduction to Computing Hardware Part I.
Introduction to Microprocessors
Academic PowerPoint Computer System – Architecture.
Overview von Neumann Architecture Computer component Computer function
HOW COMPUTERS WORK THE CPU & MEMORY. THE PARTS OF A COMPUTER.
Chapter 2 Turning Data into Something You Can Use
Chapter 11 System Performance Enhancement. Basic Operation of a Computer l Program is loaded into memory l Instruction is fetched from memory l Operands.
Computers Are Your Future Eleventh Edition Chapter 2: Inside the System Unit Copyright © 2011 Pearson Education, Inc. Publishing as Prentice Hall1.
Lecture # 10 Processors Microcomputer Processors.
Computer Architecture Organization and Architecture
MAHARANA PRATAP COLLEGE OF TECHNOLOGY SEMINAR ON- COMPUTER PROCESSOR SUBJECT CODE: CS-307 Branch-CSE Sem- 3 rd SUBMITTED TO SUBMITTED BY.
Introduction to Computers - Hardware
Chapter 2 content Basic organization of computer What is motherboard
Edexcel GCSE Computer Science Topic 15 - The Processor (CPU)
Discovering Computers 2011: Living in a Digital World Chapter 4
The Central Processing Unit
Introduction to Computer Architecture
THE CPU i Bytes 1.1.
COMP4211 : Advance Computer Architecture
The fetch-execute cycle
Superscalar Processors & VLIW Processors
Lecture 17: Case Studies Topics: case studies for virtual memory and cache hierarchies (Sections )
Introduction to Computing
Introduction To Computing BBA & MBA
CS 286 Computer Organization and Architecture
Hardware Organization
Course Code 114 Introduction to Computer Science
Introduction to Computers
Sec (2.3) Program Execution.
Presentation transcript:

1 Cray Supercomputers: The Cray X1 Sara Prochnow Kevin Boucher Brian Femiano Allen Peppler

2 Introduction Fun Fact- Cray supercomputers consisted of the first vector register technology, immersion cooling technology, gallium arsenide semiconductor technology, and RISC architecture The X1 is the latest supercomputer from Cray Inc. The material presented today is that which relates closest to the material covered in Abzug’s CS350 class.

3 Nodes The basic unit of the Cray machine A node is made up of four multi-chip modules (MCM) and main memory The MCMs and memory are attached to routers that allow communication between different nodes

4 Multi-Chip Modules (MCM) Each MCM contains a single multi-streaming processor (MSP) MSPs are made up of four scalar single- streaming processors (SSP) and two megabytes of ecache

5 Single-Streaming Processors (SSP) The four SSPs that make up the MSP are scalar processors with two vector registers which allow the SSPs to fetch, decode, and execute two instructions per clock cycle Each of the scalar processors contains an instruction and data cache A data and instruction cache address is forty-eight bits long. The tag field is thirty-five bits long, the set field is eight bits long, and the line-offset field is five bits long

6 ECache The ecache is a high speed cache that gives the processors a large amount of temporary storage The ecache is similar in structure to the data and instruction caches –It is addressed exactly the same, but its format is slightly different. Instead of 256 sets of lines, it has 32,768 sets of lines.

7 Memory Sixteen memory controller chips and thirty-two dynamic random access (DRAM) daughter memory cards are in each node The daughter memory cards come in two sizes, 288 megabit chips and 576 megabit chips. There is a total of sixteen gigabytes or thirty-two gigabytes of memory available

8 Global Addressability every node is connected by means of a system of routers, which allows the memory on each node to be globally addressable memory on any node can be accessed by not only the components on its node, but by any component on any node

9 Word Size The memory on each node is broken up into seventy- two bit words –Sixty-four of these bits are used for data and can be used for sixty-four bits operations or broken up into two sections for thirty-two operations –The other eight bits are used for single-error- correction, double-error-detection

10 Modes Memory can run in two possible modes that will allow for the loss of memory cells due to unforeseen circumstances –The first mode reserves half of the memory chips on each card to cover the potential loss of a memory chip. –The second mode reserves half of the daughter cards in case an entire card is lost.

11 Cabinets Cray machines can be purchased in one of two types of cabinets, air cooled and liquid cooled –An air cooled system can hold up to four nodes (sixteen MSPs) –A liquid cooled cabinet can hold up to sixteen nodes (sixty-four MSPs). How do these cabinets work?

12 Applications The Army High Performance Computing Research Center Nuclear simulation research Code breaking and cryptology

13 Still want to learn more? A small amount was presented today More can be found at: QUESTIONS?