The Intel 8255 Programmable Peripheral Interface chip is used to give the microprocessor (8088) access to programmable input/ output devices. It has three.

Slides:



Advertisements
Similar presentations
Decoding Circuits Made by Adham Barghouti
Advertisements

Parul Polytechnic Institute
11-1 ECE 424 Design of Microprocessor-Based Systems Haibo Wang ECE Department Southern Illinois University Carbondale, IL I/O System Design.
PROGRAMMABLE PERIPHERAL INTERFACE -8255
Memory Address Decoding
Khaled A. Al-Utaibi 8086 Bus Design Khaled A. Al-Utaibi
Memory & IO Interfacing to CPU
Dr A Sahu Dept of Computer Science & Engineering IIT Guwahati.
8051 I/O Interfacing Need for more ports PPI 8255
Programmable Interval Timer
Dr A Sahu Dept of Computer Science & Engineering IIT Guwahati.
TK2633 Introduction to Parallel Data Interfacing DR MASRI AYOB.
Engineering 4862 Microprocessors Lecture 23 Cheng Li EN-4012
The 8085 Microprocessor Architecture
Microprocessor and Microcontroller
Processor System Architecture
P Address bus Data bus Read-Only Memory (ROM) Read-Write Memory (RAM)
TK Memory Interface DR MASRI AYOB. 2 Requirement and memory structure There are two types of memory: –RAM: read and write –ROM: read only Figure.
TK I/O Peripherals Interface DR MASRI AYOB.
Engineering 4862 Microprocessors Lecture 26 Cheng Li EN-4012
kashanu.ac.ir Microprocessors 10-1 IO Devices Stepper Motors DAC, ADC, PPI Lec note 10.
Khaled A. Al-Utaibi  Intel Peripheral Controller Chips  Basic Description of the 8255  Pin Configuration of the 8255  Block Diagram.
CPU Interfacing Memory.
Dr. Rabie A. Ramadan Al-Azhar University Lecture 6
BASIC INPUT AND OUTPUT INTERFACING.  8085A communicate with outside world using the I/O devices.  Since memory and I/O devices share the system bus,
Basic I/O Interface A Course in Microprocessor
1. Introduction 2. Methods for I/O Operations 3. Buses 4. Liquid Crystal Displays 5. Other Types of Displays 6. Graphics Adapters 7. Optical Discs 10/01/20151Input/Output.
Lecture 13 Basic I/O Interface
By, Prof. Tambe S. S. S.N.D. College of Engineering and Research Center Department of Electrical Engineering.
I NTRODUCTION P IN CONFIGARATION O PERATING MODE.
Input/Output Interface Circuits and LSI Peripheral Devices
8086/8088 Hardware Specifications Power supply:  +5V with tolerance of ±10%;  360mA. Input characteristics:  Logic 0 – 0.8V maximum, ±10μA maximum;
Memory Interface A Course in Microprocessor Electrical Engineering Dept. University of Indonesia.
 8251A is a USART (Universal Synchronous Asynchronous Receiver Transmitter) for serial data communication.  Programmable peripheral designed for synchronous.
8086/8088 Hardware System. Typical Microprocessor Memory System CPU Memory Control Address Data.
Programmable Peripheral Interface Parallel port Interface 8255
8254 Timer.
12/16/  List the elements of 8255A Programmable Peripheral Interface (PPI)  Explain its various operating modes  Develop a simple program to.
Computer Architecture Lecture 6 by Engineer A. Lecturer Aymen Hasan AlAwady 1/12/2013 University of Kufa - Informatics Center for Research and Rehabilitation.
Programmable Interrupt Controller (PIC)
I/O AND THE 8255; ISA BUS INTERFACING
CIT 673 Created by Suriyong1 Micro controller hardware architechture.
PROGRAMMABLE PERIPHERAL INTERFACE -8255
Introduction to Microprocessors - chapter3 1 Chapter 3 The 8085 Microprocessor Architecture.
ENEE 440 Chapter PPI 8255 Register Select -CS A1 A0 REGISTER R/W PORT A R/W PORT B R/W PORT C R/W CR W 1 X X8255 NOT.
EE365 - Microprocessors period 26 10/23/00 D. R. Schertz # Parallel Ports.
I/O Interface. INTRO TO I/O INTERFACE I/O instructions (IN, INS, OUT, and OUTS) are explained. Also isolated (direct or I/O mapped I/O) and memory-mapped.
8255:Programmable Peripheral Interface
8085 Microprocessor: Architecture & Support Components.
MICROPROCESSOR AMARTYA ROY-72 ANGSHUMAN CHATTERJEE-80 ASHISH LOHIA-70 MOLOY CHAKRABORTY-60.
Intel 8255A PPI EEE 365 [FALL 2014] LECTURE ATANU K SAHA BRAC UNIVERSITY.
8255 Programmable Peripheral Interface
PROGRAMMABLE PERIPHERAL INTERFACE -8255
8255: Programmable Peripheral Interface (PPI)
The 8085 Microprocessor Architecture
Diagram of microprocessor interface with IO devices
The 8085 Microprocessor Architecture
Hardware Source: ttp:// under
The 8255 Programmable Peripheral Interface
Interfacing Memory Interfacing.
PROGRAMMABLE PERIPHERAL INTERFACE -8255
8255.
Parallel communication interface 8255
Programmable Peripheral Interface
8255 – PROGRAMMABLE PARALLEL
Programmable Peripheral Interface
Hardware Source: ttp:// under
The 8085 Microprocessor Architecture
8255 – PROGRAMMABLE PARALLEL
The Programmable Peripheral Interface (8255A)
Presentation transcript:

The Intel 8255 Programmable Peripheral Interface chip is used to give the microprocessor (8088) access to programmable input/ output devices. It has three ports for input/ output devices and a control port that contains the control word which programs the 8255 (setting the ports status [I/O] and their modes Programmable Peripheral Interface

Data bus 8088 D[7:0] A0 A1 RD WR RESET CS Control port PA[7:0] PB[7:0] PC[7:0] A7 A6 A5 A4 A3 A2 IO/M 8255 Programmable Peripheral Interface Control word is sent to the Control Port Chip Select To enable the 8255 according to the Base Address selected Decoding circuit Click here for more Port A [it could be input or output] Port B [it could be input or output] Port C [it could be input or output] Two Address lines to select the port [PA, PB, PC, Control port] they could be any two address lines from A7 – A0 RESET: reset 8255 RD: Read from port(s) WR: write to port(s) 8255

A7A6A5A4A3A2A1A0 Base address Port C HPort A D HPort B E HPort C F HControl port A7 A6 A5 A4 A3 A2 IO/M 8255 Programmable Peripheral Interface The decoding circuit will enable the 8255 chip 6 address lines will be inputted to a NAND gate along with IO/M (input output device/Memory) The remaining 2 address lines will be inputted to the 8255 to select the port [Port A, port B, port C or control port] Example 1 [base address] Assume A7 – A2 are inputted to decoding circuit and A1 - A0 are inputted to 8255 directly to select the port

A7A6A5A4A3A2A1A0 Base address Port HPort A HPort B C HPort C E HControl port A7 A6 A5 A4 A2 A0 IO/M 8255 Programmable Peripheral Interface Example 2 [base address] Assume A7, A6, A5, A4, A2 and A0 are inputted to the same previous decoding circuit and A3 and A1 are inputted to 8255 directly to select the port