Digital Pad Operation Christian Vega R. Jacob Baker UNLV Electrical & Computer Engineering.

Slides:



Advertisements
Similar presentations
10 Ways to Ruin Your Mini-Max microcontroller (and lose $69)
Advertisements

Combinational Circuits
Khaled A. Al-Utaibi 8086 Bus Design Khaled A. Al-Utaibi
TK2633 Introduction to Parallel Data Interfacing DR MASRI AYOB.
In this presentation you will:
The 8085 Microprocessor Architecture
Chapter 3 Basic Logic Gates 1.
Chapter 3 Basic Logic Gates
FPGA structure and programming - Eli Kaminsky 1 FPGA structure and programming.
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE VLSI Circuit Design Lecture 20 - Chip-Level.
Experiment #2: Introduction to Logic Functions and their Gate-Level Hardware Implementations CPE 169 Digital Design Laboratory.
Microwave Interference Effects on Device,
OTHER COMBINATIONAL LOGIC CIRCUITS
DIGITAL CIRCUITS Dr. L M Head Sophomore Clinic Fall 2004.
Electrical Engineering 1 WISE Investments Electrical Engineering Lab Digital Logic Laboratory Dr. Keith Holbert.
Field-Effect Transistors 1.Understand MOSFET operation. 2. Understand the basic operation of CMOS logic gates. 3. Make use of p-fet and n-fet for logic.
Analog IC Test-Chip See the “An_Analog_testchip” cell in MOSIS_SUBM_PADS_C5.zip located at
Practical Aspects of Logic Gates COE 202 Digital Logic Design Dr. Aiman El-Maleh College of Computer Sciences and Engineering King Fahd University of Petroleum.
RM2F Input / Output (I/O) Pin grouping code!. I/O Pin Group Operations: The Spin language has provisions for assigning values to groups of bits in the.
The Microcomputer System In this presentation you will: Investigate the microprocessor Title Page.
Systems Approach Burglar Alarm Project PROBLEM SITUATION DESIGN
ابزاردقیق ارائه دهم. The device has 2 input ports, named inverting ( - ) input and non-inverting (+) input. The output is simply an amplified signal of.
Control pins and Writing Microcode. Simple architecture Recall our architecture from the previous week It was a simple bus architecture “Control” was.
Flip Flop
ENGR 6806 – Motor Control Prepared By: Rob Collett September 15, Office: EN2074.
THEVENIN EQUIVALENT CIRCUITS INEL3105. Why Use Thevenin Equivalent Circuits?  Whenever you need to predict how something is going to behave you don't.
RS 232 Standard Then Signal State Voltage Assignments - Voltages of -3v to -25v with respect to signal ground (pin 7) are considered logic '1' (the marking.
In, Out , InOut , Gnd , Vdd, Source follower
By, Prof. Tambe S. S. S.N.D. College of Engineering and Research Center Department of Electrical Engineering.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – 30 Lab 5: Layout.
FPGA-Based System Design: Chapter 2 Copyright  2003 Prentice Hall PTR Topics n Off-chip connections.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – 30 Lab 3: Layout.
Digital Logic Design Lecture # 9 University of Tehran.
1 OUTPUT Pad and Driver. 2 CLOCK DRIVER 3 Buffering S = scaling or tapering factor CL = S N+1 Cg ……………… All inverters have identical delay of t o = delay.
Synopsys Custom Designer Tutorial for a chip integration using the University of Utah Standard Cell Libraries In ON Semiconductor 0.5u C5 CMOS Version.
Chapter 3 (part 2) Basic Logic Gates 1.
Chapter 33 Basic Logic Gates. 2 Objectives –After completing this chapter, the student should be able to: Identify and explain the function of the basic.
Power Protection for Staves/Supermodules Two Approaches Purpose of circuit: Provide an alternate current path for serial power current on the module level.
Modern VLSI Design 3e: Chapter 7 Copyright  1998, 2002 Prentice Hall PTR Topics n Power/ground routing. n Clock routing. n Floorplanning tips. n Off-chip.
Introduction to Microprocessors - chapter3 1 Chapter 3 The 8085 Microprocessor Architecture.
Concepts of Engineering and Technology Copyright © Texas Education Agency, All rights reserved.
PRESENTATION ON THE TOPIC By: Rahul agarwal. INTRODUCTION  Overload protection circuit are required in inverters and uninterrupted power supplies to.
SMV Electric Tutorials
Basic Electricity and Electronics Module Three Microprocessor Basics Copyright © Texas Education Agency, All rights reserved.
Electrical Characteristics of Logic Gates Gate Characteristics Last Mod: January 2008  Paul R. Godin.
Motor TYWu.
INTRODUCTION TO MICROPROCESSOR. Do you know computer organization? Arithmetic Logic Unit Memory Output Input Control Unit.
THEME 6: Frequency dividers. Digital counters with reduced counting modulus. Programmable digital counters. If the input pulses are more than K, the counter.
Basic Electrical Measurements Matthew Spencer E80 Lecture Many thanks to Prof. Lee for her excellent work on the lecture figures.
Minute Paper 4/4/04 Z=50+j86.7=100
IC 4017 Pin Configuration And Application
Logic Gates Unit 16.
Basics of Logic gates - Part 1
Logic Gates Binary Day 3 PEOPLE 2016.
The 8085 Microprocessor Architecture
Memory Interfacing.
For further information
VLSI System Design Lecture: 1.3 COMS LOGICs
The 8085 Microprocessor Architecture
Interfacing 64Kb EPROM with 8085
KS4 Electricity – Electronic systems
KS4 Electricity – Electronic systems
Topics Off-chip connections..
How to avoid catching things on fire.
Introduction to H-Bridge
Subject Name: Fundamentals Of CMOS VLSI Subject Code: 10EC56
Introduction to Wiring Logic Gates
KS4 Electricity – Electronic systems
The 8085 Microprocessor Architecture
ECE 352 Digital System Fundamentals
Presentation transcript:

Digital Pad Operation Christian Vega R. Jacob Baker UNLV Electrical & Computer Engineering

Digital I/O Pad  The digital I/O pad can be used for receiving data (input, sending data to circuitry on the chip) and transmitting data (output, sending data off chip) D_Out is the connection for transmitting data out of the chip En is the control connection; En = 1 puts the pad in transmitting mode, D_out is used while D_In and D_InB (complement of D_In) follow D_out and its complement respectively En = 0 the pad is in the receive mode En = 0 D_Out is a don’t care D_In and D_InB are the true/complement inputs  The pad also contains electrostatic discharge (ESD) diodes for protection from over voltages

Bidirectional Circuit  The bidirectional circuit can be used to send signals off chip, to drive heavy loads, and for receiving signals, providing true and complement inputs  The general schematic of the IO pad circuitry is seen below

Naming Convention  For this tutorial we are using a the naming seen below

Naming Convention  We will also divide the circuit into 8 stages to simplify the explanation shown below  As a note for the following explanation VDD corresponds to logic 1 and ground or GND corresponds to logic 0

Driving A Signal On-Chip  Let us set the enable (En) port to a logic 0 (ground), notice that in the first inverter stage MOSFET P1 is on and N1 is off so the value that passes through the node “oeb” is logic 1 due to that node being pulled up to VDD

Driving A Signal On-Chip  Now for the second stage P2 is off and N2 is on so node “oe” is pulled down to ground (0)

Driving A Signal On-Chip  Stages 3 and 4 get a little tricky to explain because the port D_out is introduced, so for the sake of the explanation we will set it to logic 1  With that P3 is turned off, P4 is turned off because its gate is tied to node “oeb” which is currently at 1  N3 is turned on because its gate is also tied to node “oeb”

Driving A Signal On-Chip  For stage 4 the gates of P5 and N4 are tied to node “oe” which is set to 0 so P5 is turned on and N4 is turned off  N5’s gate is tied to D_Out so it is set to 1 turning N5 on as a result, the nodes label “prep” is set to 1 and “pren” is set to 0  So due to this N6 and P6 are turned off

Driving A Signal On-Chip  Now lets pause for a moment in order to evaluate the current operation the circuit is going under  Setting the enable pin to 0 leads to stage 5 turning completely off (N6 and P6 are off)  So the first 5 stages are cut off from the last two and the pad  This is so a signal can be applied to the pin connected to the pad from the outside (so the pin is used as an input)  If you noticed what you apply to D_Out does not matter because it will not pass through the 5 th stage  D_Out is used when you want to use the pad as an output to drive a load

Driving A Signal On-Chip  With the previous in mind lets apply an arbitrary digital signal to the pad  The signal will pass to the 6 th stage which consists of an inverter that simply inverts the signal which goes to the port D_InB which is then supplied to the chip  The now inverted signal is passed to stage 7 which is another inverter that supplies the original signal to the chip (port D_In)

Driving A Signal Off-Chip  Lets now say that the chip generates a signal that needs to be sent out to drive a load, so lets set the enable (En) port to 1  In stage 1 P1 is shut off and N1 is turned on so node “oeb” is pulled down to 0

Driving A Signal Off-Chip  So 0 passes to the next stage turning P2 on and N2 off  Node “oe” is set to 1

Driving A Signal Off-Chip  Now we are at the 3 rd and 4 th stage where D_Out is applied, lets say it is 1  P3 is turned off, while node “oeb” is at 0 so P4 is on and N3 is off

Driving A Signal Off-Chip  For the next stage node “oe” as can be seen from earlier is currently at 1 so P4 is off while N4 is on  The gate of N5 is tied to D_Out which is currently set to 1 so it is turned on

Driving A Signal Off-Chip  For the 5 th stage both nodes “prep” and “pren” are pulled down to 0 so P6 is on and N6 is off so what goes to the pad is 1 which is the value of D_Out  The last two stages should not have an effect on this operation

Driving A Signal Off-Chip  Lets take a moment to look at what happens if D_Out is set to 0  Nothing really changes except that P3 turns on and N5 turns off so the nodes “prep” and “pren” are pulled up to VDD (1)  That value goes to the 6 th stage and is inverted to a 0 which is the value of D_Out and that goes to the pad

Background Information  Now that we have in detailed gone over the digital pad operation let us look at an actual layout of a digital pad on a real IC  Layout with a close up of part of the bidirectional circuit

Background Information  40 pin quad frame layout