Processing Efficiency Jonah Probell Multimedia Systems Engineer Tensilica Truly Understanding Low-Power Multimedia Chip Design.

Slides:



Advertisements
Similar presentations
Intellectual Property (IP) Cores By Jannin Joy A. Ramirez.
Advertisements

VHDL Design of Multifunctional RISC Processor on FPGA
PC Technology Chapter 6 Teacher: Manju JEOPARDY.
High-performance Cortex™-M4 MCU
Practical Energy-aware Real-Time Systems
VADA Lab.SungKyunKwan Univ. 1 L3: Lower Power Design Overview (2) 성균관대학교 조 준 동 교수
Power Reduction Techniques For Microprocessor Systems
System Design Tricks for Low-Power Video Processing Jonah Probell, Director of Multimedia Solutions, ARC International.
Memory Chapter 3. Slide 2 of 14Chapter 1 Objectives  Explain the types of memory  Explain the types of RAM  Explain the working of the RAM  List the.
A Case for Custom Silicon in Enabling Low-Cost Information Technology for Developing Regions Z. Foo, David Devecsery, T. Schmid, N. Clark, R. Frank, M.
SOC Design at BWRC: A Case Study EE249 Discussion November 30, 1999 Mike Sheets.
Room: E-3-31 Phone: Dr Masri Ayob TK 2123 COMPUTER ORGANISATION & ARCHITECTURE Lecture 4: Computer Performance.
Define Embedded Systems Small (?) Application Specific Computer Systems.
Configurable System-on-Chip: Xilinx EDK
Optimization Of Power Consumption For An ARM7- BASED Multimedia Handheld Device Hoseok Chang; Wonchul Lee; Wonyong Sung Circuits and Systems, ISCAS.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 13: Power Dissipation Prof. Sherief Reda Division of Engineering, Brown.
6/30/2015HY220: Ιάκωβος Μαυροειδής1 Moore’s Law Gordon Moore (co-founder of Intel) predicted in 1965 that the transistor density of semiconductor chips.
Processor Frequency Setting for Energy Minimization of Streaming Multimedia Application by A. Acquaviva, L. Benini, and B. Riccò, in Proc. 9th Internation.
Jamie Unger-Fink John David Eriksen. Outline Intro to LCDs Power Issues Energy Model New Reduction Techniques Results Conclusion.
Introduction to Embedded Systems. What is an Embedded System? Electronic devices that incorporate a microprocessor or microcontroller within their implementation.
Getting Started With DSP A. What is DSP? B. Which TI DSP do I use? Highest performance C6000 Most power efficient C5000 Control optimized C2000 TMS320C6000™
Samsung Poland R&D Center © Samsung Electronics Co., LTD S/W Platform Team | Ver.DateDescriptionAuthorReviewer /09/18Initial VersionMarek.
Hardware Overview Net+ARM – Well Suited for Embedded Ethernet
Mobile Handset Hardware Architecture
CS 423 – Operating Systems Design Lecture 22 – Power Management Klara Nahrstedt and Raoul Rivas Spring 2013 CS Spring 2013.
Wireless Video Chat System EECS 488 April 24, 2003 Tim O’Leary Greg Ferreri.
Computer performance.
L29:Lower Power Embedded Architecture Design 성균관대학교 조 준 동 교수,
1 Copyright © 2011, Elsevier Inc. All rights Reserved. Appendix E Authors: John Hennessy & David Patterson.
A Company Selling Technology and not just a Product.
The Low Power Energy Aware Processing (LEAP) Embedded Networked Sensor System Dustin McIntire, Bernie Yip, Hing Kei Ho, Lawrence Au, Timothy Chow, and.
1 VLSI Design SMD154 LOW-POWER DESIGN Magnus Eriksson & Simon Olsson.
1 3-General Purpose Processors: Altera Nios II 2 Altera Nios II processor A 32-bit soft core processor from Altera Comes in three cores: Fast, Standard,
XStream: Rapid Generation of Custom Processors for ASIC Designs Binu Mathew * ASIC: Application Specific Integrated Circuit.
SYSTEM-ON-CHIP (SoC) AND USE OF VLSI CIRCUIT DESIGN TECHNOLOGY.
SPCA554A Mobile Camera Multimedia Processor By Harrison Tsou.
Sogang University Advanced Computing System Chap 1. Computer Architecture Hyuk-Jun Lee, PhD Dept. of Computer Science and Engineering Sogang University.
MS108 Computer System I Lecture 2 Metrics Prof. Xiaoyao Liang 2014/2/28 1.
An Intelligent and Adaptable Grid-Based Flood Monitoring and Warning System Phil Greenwood.
1. DAC 2006 CAD Challenges for Leading-Edge Multimedia Designs.
0 Blackfin BF52x / Low Power. 1 Performance MHz Performance MHz Power mW BF MHz 132 KB RAM HDMA BF MHz 132 KB RAM USB BF MHz 132 KB.
Developing Power-Aware Strategies for the Blackfin Processor Steven VanderSanden Giuseppe Olivadoti David Kaeli Richard Gentile Northeastern University.
I T Essentials I Chapter 1 JEOPARDY HardwareConnector/CablesMemoryAcronymsPotpourri
PlayStation Portable Made by Santeri Lehtonen. History 12th December 2004 in Japan 24th March 2005 in North-America 1st September 2005 in Europe.
Part A Presentation Implementation of DSP Algorithm on SoC Student : Einat Tevel Supervisor : Isaschar Walter Accompanying engineer : Emilia Burlak The.
Electronic system level design Teacher : 蔡宗漢 Electronic system level Design Lab environment overview Speaker: 范辰碩 2012/10/231.
Chapter 2.
May 2013 Tensilica Overview. Copyright © 2013, Tensilica, Inc. All rights reserved. 2 Tensilica At a Glance Market Focus Mobile wireless and Infotainment.
CS203 – Advanced Computer Architecture
LOW POWER DESIGN METHODS
The Engine of SOC Design Korea – an Important Market Antonio J. Viana Sr. VP of Worldwide Sales.
CS203 – Advanced Computer Architecture
Lynn Choi School of Electrical Engineering
Andrea Acquaviva, Luca Benini, Bruno Riccò
Microarchitecture.
Difference Between SOC (System on Chip) and Single Board Computer
LOW POWER DESIGN METHODS V.ANANDI ASST.PROF,E&C MSRIT,BANGALORE.
System On Chip.
Introduction ( A SoC Design Automation)
EmbedDed Systems – MECT190
Optimizing Storage Electronics for Small Form Factor Drives
EmbedDed Systems – MECT190
COOLRUNNER II REAL DIGITAL CPLD
Dynamically Reconfigurable Architectures: An Overview
Getting the Most Out of Low Power MCUs
A High Performance SoC: PkunityTM
Chapter 1 Introduction.
Nov. 12, 1997 Bob Brodersen ( CS 152 Computer Architecture and Engineering Introduction to Architectures for Digital.
Embedded XINU and WRT54GL
FAN5358 2MHz, 500mA, SC70 Synchronous Buck Regulator
Presentation transcript:

Processing Efficiency Jonah Probell Multimedia Systems Engineer Tensilica Truly Understanding Low-Power Multimedia Chip Design

© 2008 Tensilica Inc. Distinguish Energy from Power Amount of energyAmount of power Energy = Power consumed over time Extending battery life of portable devices requires conserving energy, not necessarily reducing power

© 2008 Tensilica Inc. The Sweetest Fruit May Not Hang Low A small improvement to a big contributor helps more overall than A big improvement to a small contributor A B A B A B original problem50% improvement to A25% improvement to B

© 2008 Tensilica Inc. Energy Consumption In Systems Composite portable multimedia device power estimate SOC power

© 2008 Tensilica Inc. LCD Display “Typical” Multimedia SOC SOC I2C USB SDIO AC97 I2S ethernet DRAM memory SDRAM controller L2 Cache system interconnect peripheral bridge flash memory audio codec video image codec LCD interface Flash HDMI out graphics baseband comms modem host / control processor image processing image sensor interface lens assembly antenna mic speaker GPS demod antenna DTV demod antenna GPIOs PCI IDE

© 2008 Tensilica Inc. Energy Consumption In SOCs SoC power estimate [3] clock gating is valuable! wider memories requiring less frequent access and memory segmentation with enables help multi V T and multi V DD cells helps

© 2008 Tensilica Inc. Memory Hierarchy Choices CPU core local data RAM main memory DMA local data cache L2 data cache stream buffer chip edge

© 2008 Tensilica Inc. Example: Energy for MP3 file decode RISC CPU standard DSP audio DSP e.g. ARM9 MIPS4K e.g. ZSP200 CEVA-TeakLite-II e.g. Tensilica HiFi energy consumed

© 2008 Tensilica Inc. Example: MP3 decode play time? RISC CPU standard DSP audio DSP e.g. ARM9 MIPS4K e.g. ZSP200 CEVA-TeakLite-II e.g. Tensilica HiFi WARNING misleading information play time

© 2008 Tensilica Inc. other stuff RISC CPU Example: MP3 decode energy usage standard DSP audio DSP e.g. ARM9 MIPS4K e.g. ZSP200 CEVA-TeakLite-II e.g. Tensilica HiFi other stuff other stuff play time total battery energy

© 2008 Tensilica Inc. LCD Display Power Domains for Use Modes: MP3 play SOC I2C USB SDIO AC97 I2S ethernet DRAM memory SDRAM controller L2 Cache system interconnect peripheral bridge flash memory audio codec video image codec LCD interface Flash HDMI out graphics baseband comms modem host / control processor image processing image sensor interface lens assembly antenna mic speaker GPS demod antenna DTV demod antenna GPIOs PCI IDE

© 2008 Tensilica Inc. LCD Display Power Domains for Use Modes: long MP3 play SOC I2C USB SDIO AC97 I2S ethernet DRAM memory SDRAM controller L2 Cache system interconnect peripheral bridge flash memory audio codec video image codec LCD interface Flash HDMI out graphics baseband comms modem host / control processor image processing image sensor interface lens assembly antenna mic speaker GPS demod antenna DTV demod antenna GPIOs PCI IDE

© 2008 Tensilica Inc. LCD Display Power Domains for Use Modes: telephone SOC I2C USB SDIO AC97 I2S ethernet DRAM memory SDRAM controller L2 Cache system interconnect peripheral bridge flash memory audio codec video image codec LCD interface Flash HDMI out graphics baseband comms modem host / control processor image processing image sensor interface lens assembly antenna mic speaker GPS demod antenna DTV demod antenna GPIOs PCI IDE

© 2008 Tensilica Inc. LCD Display Power Domains for Use Modes: multi-player gaming SOC I2C USB SDIO AC97 I2S ethernet DRAM memory SDRAM controller L2 Cache system interconnect peripheral bridge flash memory audio codec video image codec LCD interface Flash HDMI out graphics baseband comms modem host / control processor image processing image sensor interface lens assembly antenna mic speaker GPS demod antenna DTV demod antenna GPIOs PCI IDE

© 2008 Tensilica Inc. LCD Display Power Domains for Use Modes: television SOC I2C USB SDIO AC97 I2S ethernet DRAM memory SDRAM controller L2 Cache system interconnect peripheral bridge flash memory audio codec video image codec LCD interface Flash HDMI out graphics baseband comms modem host / control processor image processing image sensor interface lens assembly antenna mic speaker GPS demod antenna DTV demod antenna GPIOs PCI IDE

© 2008 Tensilica Inc. LCD Display Power Domains for Use Modes: navigator SOC I2C USB SDIO AC97 I2S ethernet DRAM memory SDRAM controller L2 Cache system interconnect peripheral bridge flash memory audio codec video image codec LCD interface Flash HDMI out graphics baseband comms modem host / control processor image processing image sensor interface lens assembly antenna mic speaker GPS demod antenna DTV demod antenna GPIOs PCI IDE

© 2008 Tensilica Inc. LCD Display Power Domains for Use Modes: camera SOC I2C USB SDIO AC97 I2S ethernet DRAM memory SDRAM controller L2 Cache system interconnect peripheral bridge flash memory audio codec video image codec LCD interface Flash HDMI out graphics baseband comms modem host / control processor image processing image sensor interface lens assembly antenna mic speaker GPS demod antenna DTV demod antenna GPIOs PCI IDE

© 2008 Tensilica Inc. LCD Display Power Domains for Use Modes: video conferencing SOC I2C USB SDIO AC97 I2S ethernet DRAM memory SDRAM controller L2 Cache system interconnect peripheral bridge flash memory audio codec video image codec LCD interface Flash HDMI out graphics baseband comms modem host / control processor image processing image sensor interface lens assembly antenna mic speaker GPS demod antenna DTV demod antenna GPIOs PCI IDE

© 2008 Tensilica Inc. LCD Display Power Domains for Use Modes: idle SOC I2C USB SDIO AC97 I2S ethernet DRAM memory SDRAM controller L2 Cache system interconnect peripheral bridge flash memory audio codec video image codec LCD interface Flash HDMI out graphics baseband comms modem host / control processor image processing image sensor interface lens assembly antenna mic speaker GPS demod antenna DTV demod antenna GPIOs PCI IDE

© 2008 Tensilica Inc. system power SOC power Power Breakout logic dynamic power (and clock tree power) logic leakage power RAM dynamic power RAM leakage power

© 2008 Tensilica Inc. Power Contributors Leakage [ 3x] Area (gate count) [1.5x] Supply voltage [1.3x] Transistor threshold voltage (V T ) [ 5x] Process characteristics Dynamic [ 3x] Area (gate count) [ 3x] Max Frequency (F max ) [ 6x] Switching activity [1.1x] Capacitance [1.5x] Supply voltage [ 5x] Process characteristics Only one contributor is affected by IP core design Only two contributors are affected by IP core design One contributors is affected by software design Process technology and EDA tool flow choices are critical!

© 2008 Tensilica Inc. Tensilica Xenergy Estimate energy early and accurately Tensilica Xenergy Tensilica Xtensa Simulator C/C++ code real data CPU config fab process & libs energy usage report

© 2008 Tensilica Inc. Tensilica Xenergy Experimentation yields lower power Tensilica Xenergy Tensilica Xtensa Simulator C/C++ code real data CPU config fab process & libs energy usage report

© 2008 Tensilica Inc. Estimate energy early and accurately The Tensilica Xenergy tool uses simulation of the real embedded software and real data on any Tensilica Xtensa processor configuration for any fab process technology to rapidly estimate the dynamic, leakage, core, and memory energy required to process that data with that software on that processor. This allows rapid experimentation on processor and software design that yields lower power designs than otherwise possible. DISCLAIMER not a Tensilica product

© 2008 Tensilica Inc. Important Power affecting decisions Clock gating Memory segmentation Multi V T and Multi V DD design Memory hierarchy structure I/O voltages Multiple voltage domains for use mode power down Dynamic Voltage and Frequency Scaling (DVFS) Synthesis constraints Profiling with real software and data in Xenergy

© 2008 Tensilica Inc. Hyped power affecting decisions Lowest mW/MHz! Hardwired RTL! Cadence CPF / Accellera UPF support! caveat emptor

© 2008 Tensilica Inc. Ways for Users to Extend Battery Life 1. Turn down or turn off the display brightness 2. Turn off the cellular, WiFi, GPS, DTV radios 3. Turn down or turn off the sound volume 4. Have a larger or spare battery 5. Read a book or magazine

© 2008 Tensilica Inc. References [1] Peters, Taglieri, Vemury Low Power Synthesis Flow For a Configurable Core SNUG Boston 2000 [2] Hillman, Wei Implementing Power Management IP for Dynamic and Static Power Reduction in Configurable Microprocessors using the Galaxy Design Platform at 130nm SNUG Boston 2004 [3] GadelRab, Bond, Reynolds Fight the Power: Power reduction ideas for ASIC designers and tool providers SNUG Boston 2005 [4] Biggs, Gibbons Aggressive Leakage Management in ARM Based Systems SNUG Boston 2006 [5] Wall, George Discussion Topic: Power Tensilica Confidential Presentation 2007