DIAMOND: Targeting Verification and Reliability Issues in Systems

Slides:

Advertisements

Similar presentations

TOPIC : SYNTHESIS DESIGN FLOW Module 4.3 Verilog Synthesis.

Advertisements

ECOE 560 Design Methodologies and Tools for Software/Hardware Systems Spring 2004 Serdar Taşıran.

RESEARCH ON TESTING & FP7 BASTION CEBE-P6 Artur Jutman.

The TETRACOM Approach to Technology Transfer Rainer Leupers ICE - Institute for Communication Technologies and Embedded Systems RWTH Aachen University.

Testing and Quality Assurance

Give qualifications of instructors: DAP

A reconfigurable system featuring dynamically extensible embedded microprocessor, FPGA, and customizable I/O Borgatti, M. Lertora, F. Foret, B. Cali, L.

University Of Vaasa Telecommunications Engineering Automation Seminar Signal Generator By Tibebu Sime 13 th December 2011.

EELE 367 – Logic Design Module 2 – Modern Digital Design Flow Agenda 1.History of Digital Design Approach 2.HDLs 3.Design Abstraction 4.Modern Design Steps.

Presenter: PCLee – This paper outlines the MBAC tool for the generation of assertion checkers in hardware. We begin with a high-level presentation.

1 Techniques for automated localization and correction of design errors Jaan Raik Tallinn University of Technology.

CSE241 Formal Verification.1Cichy, UCSD ©2003 CSE241A VLSI Digital Circuits Winter 2003 Recitation 6: Formal Verification.

The Concept of Computer Architecture

CS 151 Digital Systems Design Lecture 37 Register Transfer Level

The Design Process Outline Goal Reading Design Domain Design Flow

1 Sources of Component Failures On-Die Temperature variations SEU - soft errors Parametric variations Random Defects random defects parametric variations.

Behavioral Design Outline –Design Specification –Behavioral Design –Behavioral Specification –Hardware Description Languages –Behavioral Simulation –Behavioral.

2015/6/21\course\cpeg F\Topic-1.ppt1 CPEG 421/621 - Fall 2010 Topics I Fundamentals.

Bridging the Gap Between Theory and Hardware Mario D. Marino, G. Robins, K. Skadron and L. Wang {mdm9uw,robins,skadron,lw2aw}.cs.virginia.edu Department.

ECE Lecture 1 1 ECE 3561 Advanced Digital Design Department of Electrical and Computer Engineering The Ohio State University.

ECE 699: Lecture 2 ZYNQ Design Flow.

From Concept to Silicon How an idea becomes a part of a new chip at ATI Richard Huddy ATI Research.

Planning and Tracking Software Quality Yordan Dimitrov Telerik Corporation

Digital System Design EEE344 Lecture 1 INTRODUCTION TO THE COURSE

Mathematics throughout the CS Curriculum Support by NSF #

Jason Hallstrom (Clemson), Joan Krone (Denison), Joseph E. Hollingsworth (IU Southeast), and Murali Sitaraman(Clemson) This workshop is funded in part.

(1) Introduction © Sudhakar Yalamanchili, Georgia Institute of Technology, 2006.

Center for Embedded Systems | An NSF Industry/University Cooperative Research Center CONFIDENTIAL CENTER FOR EMBEDDED SYSTEMS A NSF Industry University.

Computer Architecture The Concept Ola Flygt V ä xj ö University

Hardware Verification Group: Introduction Prof. Sofiene Tahar Prof. Sofiene Tahar Department of Electrical and Computer Engineering Concordia University.

1 Techniques for automated localization and correction of design errors Jaan Raik Tallinn University of Technology.

Using Mathematica for modeling, simulation and property checking of hardware systems Ghiath AL SAMMANE VDS group : Verification & Modeling of Digital systems.

Chap. 1 Overview of Digital Design with Verilog. 2 Overview of Digital Design with Verilog HDL Evolution of computer aided digital circuit design Emergence.

Why do so many chips fail? Ira Chayut, Verification Architect (opinions are my own and do not necessarily represent the opinion of my employer)

1 3-General Purpose Processors: Altera Nios II 2 Altera Nios II processor A 32-bit soft core processor from Altera Comes in three cores: Fast, Standard,

Software testing basic. Main contents  Why is testing necessary?  What is testing?  Test Design techniques  Test level  Test type  How to write.

ASIC/FPGA design flow. FPGA Design Flow Detailed (RTL) Design Detailed (RTL) Design Ideas (Specifications) Design Ideas (Specifications) Device Programming.

Digitaalsüsteemide verifitseerimise kursus1 Digitaalsüsteemide verifitseerimine IAF0620, 5.0 AP, E Jaan Raik IT-208,

Presenter : Ching-Hua Huang 2013/7/15 A Unified Methodology for Pre-Silicon Verification and Post-Silicon Validation Citation : 15 Adir, A., Copty, S.

CSE 494: Electronic Design Automation Lecture 2 VLSI Design, Physical Design Automation, Design Styles.

J. Christiansen, CERN - EP/MIC

VHDL Project Specification Naser Mohammadzadeh. Schedule  due date: Tir 18 th 2.

COE 405 Design and Modeling of Digital Systems

ELEC692/04 course_des 1 ELEC 692 Special Topic VLSI Signal Processing Architecture Fall 2004 Chi-ying Tsui Department of Electrical and Electronic Engineering.

Languages for HW and SW Development Ondrej Cevan.

Introduction to FPGA Created & Presented By Ali Masoudi For Advanced Digital Communication Lab (ADC-Lab) At Isfahan University Of technology (IUT) Department.

An Overview of Hardware Design Methodology Ian Mitchelle De Vera.

- 1 - ©2009 Jasper Design Automation ©2009 Jasper Design Automation JasperGold for Targeted ROI JasperGold solutions portfolio delivers competitive.

Verification – The importance

M.Mohajjel. Digital Systems Advantages Ease of design Reproducibility of results Noise immunity Ease of Integration Disadvantages The real world is analog.

1 IAF0620, 5.0 AP, Exam Jaan Raik ICT-524, , Digital systems verification.

Introduction to Hardware Verification ECE 598 SV Prof. Shobha Vasudevan.

ASIC/FPGA design flow. Design Flow Detailed Design Detailed Design Ideas Design Ideas Device Programming Device Programming Timing Simulation Timing Simulation.

Microprocessor Design Process

Speaker: Nansen Huang VLSI Design and Test Seminar (ELEC ) March 9, 2016 Simulation-Based Equivalence Checking.

SUBJECT : DIGITAL ELECTRONICS CLASS : SEM 3(B) TOPIC : INTRODUCTION OF VHDL.

Programmable Logic Devices

Partner Progress Report Tallinn Technical University

Digital System Design An Introduction to Verilog® HDL

ELEC 7770 Advanced VLSI Design Spring 2016 Introduction

Soft Error Analysis of FPGA under ISO Standard

ELEC 7770 Advanced VLSI Design Spring 2014 Introduction

Matlab as a Development Environment for FPGA Design

Week 5, Verilog & Full Adder

ELEC 7770 Advanced VLSI Design Spring 2012 Introduction

ELEC 7770 Advanced VLSI Design Spring 2010 Introduction

ECE 699: Lecture 3 ZYNQ Design Flow.

HIGH LEVEL SYNTHESIS.

High-Level Synthesis for On-line Testability

Physical Implementation

Presentation transcript:

DIAMOND: Targeting Verification and Reliability Issues in Systems Jaan Raik

DIAMOND: Targeting Verification and Reliability Issues in Systems EU FP7 STREP Project DIAMOND A holistic view of design and soft errors Success stories: FoREnSiC (C, system-level) zamiaCAD (VHDL/Verilog/SC, RTL) Follow-up projects Significance to CEBE

Toyota problems: reliability or verification?

diagnosis/correction The DIAMOND concept Soft-errors caused by cosmic radiation Design mistakes made by the engineer DIAMOND’s diagnosis/correction methods Soft-errors in new generation chips due to background radiation Electronic systems fail while working in the field

DIAMOND: Objectives A unified, holistic diagnostic model for bugs and soft errors at all levels; Automated localisation & correction techniques based on the unified model, both pre-silicon & post-silicon; Implementation of a reasoning framework for localisation & correction, encompassing word-level techniques, formal, semi-formal, and dynamic techniques.

DIAMOND: FP7 collaborative research FP7-2009-ICT-4-248613 DIAMOND - Diagnosis, Error Modelling and Correction for Reliable Systems Design Start January 2010; total budget 3.8M € (EU contribution 2.9M €); 462.5 PM The IBM logo is a registered trademark of International Business Machines Corporation (IBM) in the United States and other countries. DIAMOND Kick-off, Tallinn, February 2-3, 2010

Verification and debug ~2/3 of development time for verification ~2/3 of verification time for debug Thus, nearly half of the development cycle! Automation of the debug step needed...

Traditional debug flow ??? Spec Design Counter-examples (waveforms), failed assertions, ... Verification Error! Too little information Too much information

Automated debug flow Spec Design Verification Error! Corrected design, Repair log, ... Verification Error! Error localization Error correction

DIAMOND Debug Tools FoREnSiC Formal automated debug environment for ESL HW in C zamiaCAD A highly scalable framework for design analysis and automated debug at RTL (VHDL-centric)

FoREnSiC FoREnSiC: Formal Repair Environment for Simple C For system-level HW Developed by TU Graz, University of Bremen and TUT Front-end converting simple C descriptions to flowchart model, different debug back-ends Open source and available at: http://www.informatik.uni-bremen.de/agra/eng/forensic.php

Forensic Flow

Available FoREnSiC Back-Ends FoREnSiC includes 3 complementary back-ends: Symbolic back-end (TU Graz) Symbolic+concolic engines and model-based diagnosis for localization; template-based correction. Cut-based back-end (University of Bremen) Formally verifies the equivalence between a C program and an implementation in HDL. Simulation-based back-end (Tallinn University of Technology, University of Verona) Intended for correcting larger programs. Statistical localization + mutation-based correction

Statistical localization + mutations

Dynamic slicing for localization

Statistical analysis Ranking according to suspiciousness: Suspiciousness score Circuit blocks 16

Fault model for correction

Design error correction experiments

zamiaCAD team and cooperation Günter Bartsch, Stuttgart – founder Rainer Dorsch, Stuttgart – Bosch/IBM Tallinn University of Technology Anton Tšepurov, PhD student Maksim Jenihhin Valentin Tihhomirov, PhD student Saif Abrar PhD student Jaan Raik IBM Faculty Award 2011/2012

zamiaCAD flow http://zamiacad.sf.net Front-end currently supports VHDL Object database ZDB Persistence Scalability Custom designed Highly optimized for performance

zamiaCAD Evaluation A case study on ROBSY microprocessor 17k lines of VHDL code Error localization based on statistical ranking

DIAMOND results Publications PhD defenses Follow-up projects 2 papers at IEEE D&T, 2 papers at JETTA, ... PhD defenses 2012, S.Kostin, A.Tšertov, A.Karputkin, T.Viilukas 2013, I.Aleksejev, A.Tšepurov, U.Reinsalu Follow-up projects FP7 STREP BASTION 3 EU COST Actions 1 Estonian ICT programme

ICT COST Actions Rich-model toolkit: an infrastructure for reliable computer systems 2009 oct. – 2013 oct. Median: manufacturable and dependable multicore architectures at nanoscale 2011 dec. – 2015 nov. Trustworthy Manufacturing and Utilization of Secure Devices (TRUDEVICE) 2012- 2016

ICTP FUSETEST Functional Self‐Test, Self‐Diagnosis and Failure Analysis for Integrated Electronics Systems (FUSETEST) Partner: Testonica 2013 apr. – 2015 aug.

Significance to CEBE Verification and correction of bugs in the CEBE processor family Application of design error correction engines in fine-tuning medical algorithms

More info: www.fp7-diamond.eu Thank you! More info: www.fp7-diamond.eu