State Machine Design Procedure

Slides:



Advertisements
Similar presentations
ENGIN112 L23: Finite State Machine Design Procedure October 27, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 23 Finite State Machine.
Advertisements

Clocked Synchronous State-machine Analysis
10/2/0810/2/2008ECE 561 -ECE Lecture 51 State Machine Implementation 10/2/20081ECE Lecture 5.
Lecture #24 Page 1 EE 367 – Logic Design Lecture #24 Agenda 1.State Machines Review Announcements 1.n/a.
Sequential Circuits Storage elements
State-machine structure (Mealy)
Types of Logic Circuits
Analysis of Clocked Sequential Circuits
COE 202: Digital Logic Design Sequential Circuits Part 3
Registers and Counters. Register Register is built with gates, but has memory. The only type of flip-flop required in this class – the D flip-flop – Has.
Sequential Circuits1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
Circuits require memory to store intermediate data
CS 151 Digital Systems Design Lecture 21 Analyzing Sequential Circuits.
EECC341 - Shaaban #1 Lec # 13 Winter Sequential Logic Circuits Unlike combinational logic circuits, the output of sequential logic circuits.
Sequential Circuits and Finite State Machines Prof. Sin-Min Lee
EECC341 - Shaaban #1 Lec # 14 Winter Clocked Synchronous State-Machines Such machines have the characteristics: –Sequential circuits designed.
5. Choose a flip-flop type for the state memory. ReturnNext 7.4 Clocked Synchronous State-Machine Design 1. Construct a state/output table corresponding.
Give qualifications of instructors: DAP
Overview Sequential Circuit Design Specification Formulation
EECC341 - Shaaban #1 Lec # 16 Winter State Machine Design Procedure 1. Build state/output table (or state diagram) from word description.
ECE 301 – Digital Electronics Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #17)
ECE 331 – Digital Systems Design Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #19)
Sequential circuit design
ECE 331 – Digital Systems Design Sequential Logic Circuits: FSM Design (Lecture #20)
T Flip-Flop A T (toggle) flip-flop is a complementing flip-flop and can be obtained from a JK flip-flop when the two inputs are tied together. When T =
Digital Logic Design Sequential circuits
Unit 14 Derivation of State Graphs
Lecture 4 – State Machine Design 9/26/20081ECE Lecture 4.
Introduction to Sequential Logic Design Finite State-Machine Design.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 5 – Sequential Circuits Logic and Computer.
1 © 2014 B. Wilkinson Modification date: Dec Sequential Logic Circuits Previously, we described the basic building blocks of sequential circuits,
Fall 2004EE 3563 Digital Systems Design EE3563 Chapter 7, 8, 10 Reading Assignments  7.1, 7.2, 7.3  8.1, ,   8.5.1, 8.5.2,
DLD Lecture 26 Finite State Machine Design Procedure.
DESIGN OF SEQUENTIAL CIRCUITS by Dr. Amin Danial Asham.
Analysis and Synthesis of Synchronous Sequential Circuits A “synchronizing” pulse/edge signal (clock) controls the operation of the memory portion of the.
1 State Reduction Goal: reduce the number of states while keeping the external input-output requirements unchanged. State reduction example: a: input 0.
1Sequential circuit design Acknowledgement: Most of the following slides are adapted from Prof. Kale's slides at UIUC, USA by Erol Sahin and Ruken Cakici.

ENG241 Digital Design Week #7 Sequential Circuits (Part B)
Synthesis Synchronous Sequential Circuits synthesis procedure –Word description of problem /hardest; art, not science/ –Derive state diagram & state table.
Introduction to Sequential Logic Design Finite State-Machine Analysis.
Sequential Circuit Design 05 Acknowledgement: Most of the following slides are adapted from Prof. Kale's slides at UIUC, USA.
State Machine Design Shiva choudhary En No.: Electronics and comm. Dept K.I.T.,Jamnagar 1.
Synchronous Sequential Logic
Week #7 Sequential Circuits (Part B)
4.
Introduction to Sequential Logic Design
ANALYSIS OF SEQUENTIAL CIRCUITS
Sequential logic design principles
Analysis of Clocked Sequential Circuit
FIGURE 5.1 Block diagram of sequential circuit
Asynchronous Inputs of a Flip-Flop
ECE 301 – Digital Electronics
T Flip-Flop A T (toggle) flip-flop is a complementing flip-flop and can be obtained from a JK flip-flop when the two inputs are tied together. When T.
332:437 Lecture 12 Finite State Machine Design
CENG 241 Digital Design 1 Lecture 11
State Reduction and State Assignment
KU College of Engineering Elec 204: Digital Systems Design
Sequential circuit design
Sequential circuit design
Sequential circuit design
KU College of Engineering Elec 204: Digital Systems Design
Lecture 17 Logistics Last lecture Today HW5 due on Wednesday
DESIGN OF SEQUENTIAL CIRCUITS
Analysis with JK flip-flops
Chapter5: Synchronous Sequential Logic – Part 4
Lecture 17 Logistics Last lecture Today HW5 due on Wednesday
EGR 2131 Unit 12 Synchronous Sequential Circuits
Chapter5: Synchronous Sequential Logic – Part 3
COE 202: Digital Logic Design Sequential Circuits Part 3
Presentation transcript:

State Machine Design Procedure 1. Build state/output table (or state diagram) from word description using state names. 2. Minimize number of states (optional). 3. State Assignment: Choose state variables and assign bit combinations to named states. 4. Build transition/output table from state/output table (or state diagram) by substituting state variable combinations instead of state names. 5. Choose flip-flop type (D, J-K, etc.) 6. Build excitation table for flip-flop inputs from transition table. 7. Derive excitation equations from excitation table. 8. Derive output equations from transition/output table. 9. Draw logic diagram with excitation logic, output logic, and state memory elements.

State Machine Design Using J-K Flip-Flops State machine design step 6 (building excitation table for flip-flop inputs from transition table): When using D flip-flops, since the next state Q* = D, the excitation table is the same as the transition table with Q* replaced with D. In the case of J-K flip-flops, the next state is given by: Q* = J . Q’ + K’. Q In this case we cannot rearrange the characteristic equation to find separate equations for J, K. Instead an application (or excitation) table for J-K flip-flops is used to obtain the corresponding values of J, K for a given Q to Q* transition: Q Q* J K 0 0 0 d 0 1 1 d 1 0 d 1 1 1 d 0 J-K Flip-Flop Excitation Table

State Machine Design Example 1: 110 Detector (Repeated Using J-K Flip-Flops) Word description (110 input sequence detector): Design a state machine with input A and output Y. Y should be 1 whenever the sequence 1 1 0 has been detected on A on the last 3 consecutive rising clock edges (or ticks). Otherwise, Y = 0 Timing diagram interpretation of word description (only rising clock edges are shown): A CLK Y 0 1 1 0 0 1 1 1 0 1 1 1

State Machine Design Example 1: 110 Detector Step 1: State/Output Table and Diagram NO1s First1 Two1s ALL 1 State Diagram Reset Format: Arc: input A Node: state/output Y State Table S No1s First1 Two1s ALL A 1 Y S*

State Machine Design Example 1: 110 Detector Using J-K Flip-flops Q Q* J K 0 0 0 d 0 1 1 d 1 0 d 1 1 1 d 0 J-K Flip-Flop Excitation Table Steps 1-4: No change. Step 5: Choose J-K Flip-Flops Step 6: Excitation table: Use J-K Flip-Flop Excitation Table. Transition Table (step 4): Q1* Q2* A 00 10 1 01 11 Y Q1 Q2 0 0 0 1 1 1 1 0 Excitation table (Step 6): J1 K1, J2 K2 A 0d, 0d 0d, d1 d0, d1 d1, 0d 1 0d, 1d 1d, d0 d0, d0 d1, 1d Y Q1 Q2 0 0 0 1 1 1 1 0

State Machine Design Example 1: 110 Detector Using J-K FF Steps 7, 8 : Excitation/Output Equations Step 7: Excitation equations: J1, K1, J2, K2 = F (A, Q1, Q2) Step 8: Output equation: Y = G (Q1, Q2) Y = Q1•Q2’ (directly read from transition table) 0 0 d d 0 1 d d Q1 Q2 A 00 01 11 10 1 J1 : J1 = Q2•A 0 d d 0 1 d d 1 Q1 Q2 A 00 01 11 10 1 J2 : J2 = A d d 0 1 Q1 Q2 A 00 01 11 10 1 K1 : K1 = Q2’ d 1 1 d d 0 0 d Q1 Q2 A 00 01 11 10 1 K2 : K2 = A’