COMP541 Transistors and all that… a brief overview

Slides:



Advertisements
Similar presentations
Copyright © 2004 by Miguel A. Marin Revised CMOS CIRCUIT TECHNOLOGY NMOS & PMOS TRANSISTOR SWITCH NMOS & PMOS AS LOGIC CIRCUITS NMOS & PMOS.
Advertisements

Chapter 2 Modern CMOS technology
CSET 4650 Field Programmable Logic Devices
VLSI Design Circuits & Layout
Introduction to Digital Systems By Dr. John Abraham UT-Panam.
Introduction to CMOS VLSI Design Lecture 18: Design for Low Power David Harris Harvey Mudd College Spring 2004.
EE42/100, Spring 2006Week 14a, Prof. White1 Week 14a Propagation delay of logic gates CMOS (complementary MOS) logic gates Pull-down and pull-up The basic.
S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 14: Power Dissipation Prof. Sherief Reda Division of Engineering, Brown.
ECE C03 Lecture 41 Lecture 4 Combinational Logic Implementation Technologies Prith Banerjee ECE C03 Advanced Digital Design Spring 1998.
Lecture #26 Gate delays, MOS logic
EE 4271 VLSI Design, Fall 2011 CMOS Combinational Gate.
11/5/2004EE 42 fall 2004 lecture 281 Lecture #28 PMOS LAST TIME: NMOS Electrical Model – NMOS physical structure: W and L and d ox, TODAY: PMOS –Physical.
EE365 Adv. Digital Circuit Design Clarkson University Lecture #4
Computer Engineering 222. VLSI Digital System Design Introduction.
Lecture 21 Today we will Revisit the CMOS inverter, concentrating on logic 0 and logic 1 inputs Come up with an easy model for MOS transistors involved.
Lecture #24 Gates to circuits
1 CS 140L Lecture 1 CK Cheng CSE Dept. UC San Diego Copyright © 2007 Elsevier.
S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 20: Combinational Circuit Design (2/3) Prof. Sherief Reda Division of Engineering,
1 CS 140L Lecture 1 CK Cheng CSE Dept. UC San Diego.
Lecture #25 Timing issues
Introduction to CMOS VLSI Design Circuit Families.
Circuit Families Adopted from David Harris of Harvey Mudd College.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 13: Power Dissipation Prof. Sherief Reda Division of Engineering, Brown.
© 2000 Prentice Hall Inc. Figure 6.1 AND operation.
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Lecture 5 Dr. Shi Dept. of Electrical and Computer Engineering.
S. RossEECS 40 Spring 2003 Lecture 24 Today we will Review charging of output capacitance (origin of gate delay) Calculate output capacitance Discuss fan-out.
VLSI Design Circuits & Layout
Lecture 0: Introduction. CMOS VLSI Design 4th Ed. 0: Introduction2 Introduction  Integrated circuits: many transistors on one chip.  Very Large Scale.
Introduction to CMOS VLSI Design Circuits & Layout
Introduction Integrated circuits: many transistors on one chip.
Lecture 2. Logic Gates Prof. Taeweon Suh Computer Science Education Korea University ECM585 Special Topics in Computer Design.
CSET 4650 Field Programmable Logic Devices
ECE 331 – Digital System Design Transistor Technologies, and Realizing Logic Gates using CMOS Circuits (Lecture #23)
Z. Feng VLSI Design 1.1 VLSI Design MOSFET Zhuo Feng.
MOS Transistors The gate material of Metal Oxide Semiconductor Field Effect Transistors was original made of metal hence the name. Present day devices’
Chapter 3 Digital Logic Structures. 3-2 Transistor: Building Block of Computers Microprocessors contain millions of transistors Intel Pentium 4 (2000):
We know binary We know how to add and subtract in binary –Same as in decimal Next up: learn how apply this knowledge Boolean and Binary Inputs.
Lecture 2 1 Computer Elements Transistors (computing) –How can they be connected to do something useful? –How do we evaluate how fast a logic block is?
Introduction to CMOS VLSI Design
1 Integrated Circuits Basics Titov Alexander 25 October 2014.
Lecture 2. Logic Gates Prof. Taeweon Suh Computer Science Education Korea University 2010 R&E Computer System Education & Research.
EE 447 VLSI Design Lecture 8: Circuit Families.
Class 02 DICCD Transistors: Silicon Transistors are built out of silicon, a semiconductor Pure silicon is a poor conductor (no free charges) Doped.
Ratioed Circuits Ratioed circuits use weak pull-up and stronger pull-down networks. The input capacitance is reduced and hence logical effort. Correct.
Chapter 1 Combinational CMOS Logic Circuits Lecture # 4 Pass Transistors and Transmission Gates.
Lecture 10: Circuit Families. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 10: Circuit Families2 Outline  Pseudo-nMOS Logic  Dynamic Logic  Pass Transistor.
Computer Organization and Design Transistors and all that… a brief overview Montek Singh Oct 12, 2015 Lecture 9 1.
Pass Transistor Logic EMT 251. Pass Transistor Logic I n p u t s Switch Network Out A B B B.
Lecture 8 Transistors Topics Review: Combinational Circuits Decoders Multiplexers Breadboards, LEDs Components on integrated circuit (ICs) Transistors.
Advanced VLSI Design Unit 04: Combinational and Sequential Circuits.
CMOS Logic.  The CMOS Logic uses a combination of p-type and n-type Metal-Oxide-Semiconductor Field Effect Transistors (MOSFETs) to implement logic gates.
 Seattle Pacific University EE Logic System DesignNMOS-CMOS-1 Voltage-controlled Switches In order to build circuits that implement logic, we need.
Introduction to CMOS VLSI Design Lecture 9: Circuit Families
Chapter 1 Digital Design and Computer Architecture, 2nd Edition
Chapter 1 Computer System Architectures Chapter 1 Based on Digital Design and Computer Architecture, 2 nd Edition David Money Harris and Sarah L. Harris.
CMOS Logic Gates. NMOS transistor acts as a switch 2 When gate voltage is 0 V No channel is formed current does not flow easily “open switch” When gate.
EE Electronics Circuit Design Digital Logic Gates 14.2nMOS Logic Families 14.3Dynamic MOS Logic Families 14.4CMOS Logic Families 14.5TTL Logic.
Introduction to CMOS Transistor and Transistor Fundamental
Lecture 2. Logic Gates Prof. Taeweon Suh Computer Science & Engineering Korea University COSE221, COMP211 Logic Design.
Computer Organization and Design Transistors and all that… a brief overview Montek Singh Mar 21, 2016 Lecture 9 1.
Introduction to CMOS VLSI Design Lecture 0: Introduction.
COMP541 Transistors and all that… a brief overview
COMP541 Transistors and all that… a brief overview
Chapter 1 Digital Design and Computer Architecture, 2nd Edition
Montek Singh Oct 25, 2017 Lecture 9
CMOS Combinational Gate
CMOS Combinational Gate
CMOS Combinational Gate
COMP541 Transistors and all that… a brief overview
Lecture 1: Logic Gates & Analog Behavior of Digital Systems
Presentation transcript:

COMP541 Transistors and all that… a brief overview Montek Singh Sep 8, 2014

Transistors as switches At an abstract level, transistors are merely switches 3-ported voltage-controlled switch n-type: conduct when control input is 1 p-type: conduct when control input is 0

Silicon as a semiconductor Transistors are built from silicon Pure Si itself does not conduct well Impurities are added to make it conducting As provides free electrons  n-type B provides free “holes”  p-type Figure 1.26 Silicon lattice and dopant atoms

MOS Transistors MOS = Metal-oxide semiconductor 3 terminals gate: the voltage here controls whether current flows source and drain: are what the current flows between Figure 1.29 nMOS and pMOS transistors

nMOS Transistors Gate = 0 Gate = 1 OFF = disconnect ON= connect no current flows between source & drain Gate = 1 ON= connect current can flow between source & drain positive gate voltage draws in electrons to form a channel Figure 1.30 nMOS transistor operation

pMOS Transistors Just the opposite Summary: Gate = 1  disconnect Gate = 0  connect Summary:

CMOS Topologies There is actually more to it than connect/disconnect nMOS: pass good 0’s, but bad 1’s so connect source to GND pMOS: pass good 1’s, but bad 0’s so connect source to VDD Typically use them in complementary fashion: nMOS network at bottom pulls output value down to 0 pMOS network at top pulls output value up to 1 only one of the two networks must conduct at a time! or smoke may be produced if neither network conducts  output will be floating

Inverter A P1 N1 Y ON OFF 1

NAND A B P1 P2 N1 N2 Y ON OFF 1

3-input NOR Gate?

2-input AND Gate?

Transmission Gates Transmission gate is a switch: nMOS pass 1’s poorly pMOS pass 0’s poorly Transmission gate is a better switch passes both 0 and 1 well When EN = 1, the switch is ON: A is connected to B When EN = 0, the switch is OFF: A is not connected to B IMPORTANT: Transmission gates are not drivers will NOT remove input noise to produce clean(er) output simply connect A and B together (current could even flow backward!) use very carefully!

Logic using Transmission Gates Typically combine two (or more) transmission gates Together form an actual logic gate whose output is always driven 0 or 1 Exactly one transmission gate drives the output; all remaining transmission gates float their outputs Example: XOR when C = 0, TG0 conducts F = A when C = 1, TG1 conducts F = A’ therefore: F = A xor C TG0 TG1

Tristate buffer and tristate inverter When enabled: sends input to output When disabled: output is floating (‘Z’) Implementation: Tristate buffer using only a pass gate If on: output  input If off: output is floating Tristate inverter Top half and bottom half are not fully complementary Either both conduct: output  NOT(input) will act as a driver! Or both off: output is floating

Power Consumption Power = Energy consumed per unit time Dynamic power consumption Static power consumption

Dynamic Power Consumption Energy consumed due to switching activity: All wires and transistor gates have capacitance Energy required to charge a capacitance, C, to VDD is CVDD2 Circuit running at frequency f: transistors switch (from 1 to 0 or vice versa) at that frequency Capacitor is charged f/2 times per second (discharging from 1 to 0 is free) Pdynamic = ½CVDD2f

Static Power Consumption Power consumed when no gates are switching Caused by the quiescent supply current, IDD (also called the leakage current) Pstatic = IDDVDD

Power Consumption Example Estimate the power consumption of a wireless handheld computer VDD = 1.2 V C = 20 nF f = 1 GHz IDD = 20 mA P = ½CVDD2f + IDDVDD = ½(20 nF)(1.2 V)2(1 GHz) + (20 mA)(1.2 V) = 14.4 W