M. Mateen Yaqoob The University of Lahore Spring 2014.

Slides:



Advertisements
Similar presentations
Lecture 23: Registers and Counters (2)
Advertisements

Combinational Circuits
Chapter 4 Register Transfer and Microoperations
Princess Sumaya Univ. Computer Engineering Dept. د. بســام كحـالــه Dr. Bassam Kahhaleh.
Chapter 7 Henry Hexmoor Registers and RTL
Princess Sumaya University
ARITHMETIC LOGIC SHIFT UNIT
8085 processor. Bus system in microprocessor.
التصميم المنطقي Second Course
08/07/041 CSE-221 Digital Logic Design (DLD) Lecture-8:
Basic Computer Organization and Design
Chapter 7. Register Transfer and Computer Operations
Combinational Logic1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
5 Computer Organization
Chapter 4 Register Transfer and Microoperations
Dr. Bernard Chen Ph.D. University of Central Arkansas Spring 2009
CS 105 Digital Logic Design
Digital Logic Lecture 08 By Amr Al-Awamry. Combinational Logic 1 A combinational circuit consists of an interconnection of logic gates. Combinational.
Introduction to Digital Logic Design Appendix A of CO&A Dr. Farag
Bus Architecture Memory unit AR PC DR E ALU AC INPR 16-bit Bus IR TR
Computer System Architecture ESGD2204
Chapter 4 Register Transfer and Micro -operations
1 DIGITAL ELECTRONICS. 2 OVERVIEW –electronic circuits capable of carrying out logical (boolean) and arithmetic operations on information stored as binary.
Chapter No 5 Basic Computer Organization And Design.
Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.
Bus Architecture Memory unit AR PC DR E ALU AC INPR 16-bit Bus IR TR
Module 9.  Digital logic circuits can be categorized based on the nature of their inputs either: Combinational logic circuit It consists of logic gates.
Exam2 Review Dr. Bernard Chen Ph.D. University of Central Arkansas Spring 2009.
M. Mateen Yaqoob The University of Lahore Spring 2014.
Chap 7. Register Transfers and Datapaths. 7.1 Datapaths and Operations Two types of modules of digital systems –Datapath perform data-processing operations.
REGISTER TRANSFER & MICROOPERATIONS By Sohaib. Digital System Overview  Each module is built from digital components  Registers  Decoders  Arithmetic.
1 Purpose of This Chapter In this chapter we introduce a basic computer and show how its operation can be specified with register transfer statements.
M. Mateen Yaqoob The University of Lahore Spring 2014.
Lec 5 Basic Computer Organization
5-6 Memory Ref. Instruction
M. Mateen Yaqoob The University of Lahore Spring 2014
1 Outline Bus Transfer Memory Transfer Microoperations.
Combinational Circuits
Instruction.
Ch5. 기본 컴퓨터의 구조와 설계.
Chapter 4 Register Transfer and Microoperations Dr. Bernard Chen Ph.D. University of Central Arkansas Spring 2010.
COMMON BUS SYSTEM Registers The registers in the Basic Computer are connected using a bus This gives a savings in circuitry over complete connections between.
8085 processor.
4–1. BSCS 5 th Semester Introduction Logic diagram: a graphical representation of a circuit –Each type of gate is represented by a specific graphical.
C OMBINATIONAL L OGIC D ESIGN 1 Eng.Maha AlGubali.
Logic Design (CE1111 ) Lecture 4 (Chapter 4) Combinational Logic Prepared by Dr. Lamiaa Elshenawy 1.
1 Register Transfer and Microoperations Acknowledgment: Most of the slides are adapted from Prof. Hyunsoo Yoon’s slides.
Chapter 5 Computer Organization TIT 304/TCS 303. Purpose of This Chapter In this chapter we introduce a basic computer and show how its operation can.
Shift Register Counters
REGISTER TRANSFER AND MICROOPERATIONS
Basic Computer Organization and Design
DIGITAL LOGIC CIRCUITS
REGISTER TRANSFER AND MICROOPERATIONS
Chapter 4 Register Transfer and Microoperations
Symbol Hex Code Description I=0 I=1
Chap 7. Register Transfers and Datapaths
ADVANCED PROCESSOR ARCHITECTURE
Computer Organization and Design
BASIC COMPUTER ORGANIZATION AND DESIGN
Overview Instruction Codes Computer Registers Computer Instructions
Overview Instruction Codes Computer Registers Computer Instructions
REGISTER TRANSFER LANGUAGE AND DESIGN OF CONTROL UNIT
BASIC COMPUTER ORGANIZATION AND DESIGN
BASIC COMPUTER ORGANIZATION AND DESIGN
By: A. H. Abdul Hafez CAO, by Dr. A.H. Abdul Hafez, CE Dept. HKU
سازمان و طراحي کامپيوتر پايه.
Computer Architecture and Organization: L11: Design Control Lines
Computer Architecture and Organization: L07: Control Sequence
Combinational Circuits
Presentation transcript:

M. Mateen Yaqoob The University of Lahore Spring 2014

 The basic computer consists of: 1. Memory unit with 4096 (4KB) words of 16 bits each 2. Nine registers: AR, PC, DR, AC, IR, TR, OUTR, INPR and SC 3. Seven flip-flops: I, S, E, R, IEN, FGI and FGO 4. Two decoders: 3x8 operation decoder and 4x16 timing decoder bit common bus 6. Control logic gates 7. Adder and logic circuit connected to the input of AC  The memory unit is a standard component that can be obtained readily from a commercial source

 Input comes from the two decoders and bits 0 through 11 of IR  The other inputs are;  AC bits 0 through 15 to check if AC=0 and to detect the sign bit in AC(15)  DR bits 0 through 15 to check if DR=0  the values of seven flip-flops  The outputs of control logic circuit are:  Signals to control the input of nine registers  Signals to control the read and write inputs of memory  Signals to set, clear, or complement the flip-flops  Signals for S2, S1 and S0 to select a register for the bus  Signals to control the AC adder and logic circuit

 Control inputs of registers are LD (load), INR (increment), and CLR (clear)  First three statements specify transfer of information from a register or memory to AR  The content of source register or memory is placed on bus and content of bus is transferred into AR by enabling its LD control input  Fourth statement clears AR to 0  Last statement increments AR by 1

 Control functions can be combined into three Boolean expressions as:  The read operation is recognized by symbol  M[AR]

 16-bit common bus is controlled by selection inputs S2, S1 and S0.

 Each binary number is associated with a Boolean variable X1 to X7, corresponding to gate structure that must be active in order to select register or memory for bus  When X1-1 the value of S2S1S0 must be 001 and output of AR will be selected for the bus  Table 5-7 is recognized as truth table for binary encoder  Boolean functions for encoder are:

 To determine the logic for each encoder input, it is essential to find the control function which place the corresponding register onto the bus  For example, to find the logic that makes x1=1, we scan all register transfer statements and extract those statements that have AR as source  Boolean function of X1 is:

 The logic gate that generates X7 must also be applied to read input of memory  So, the Boolean function for X7 is same as the one derived previously for read operation  In similar manner we can determine logic gate for other registers

 Perform question number 5-15 and 5-16  Due Date: