EE141 © Digital Integrated Circuits 2nd Wires 1 The Wires Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital Integrated Circuits: A Design.

Slides:



Advertisements
Similar presentations
Design and Implementation of VLSI Systems (EN1600)
Advertisements

Circuit Extraction 1 Outline –What is Circuit Extraction? –Why Circuit Extraction? –Circuit Extraction Algorithms Goal –Understand Extraction problem –Understand.
UCLA Modeling and Optimization for VLSI Layout Professor Lei He
© Digital Integrated Circuits 2nd Inverter EE4271 VLSI Design The Inverter Dr. Shiyan Hu Office: EERC 518 Adapted and modified from Digital.
Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory David Harris Harvey Mudd College Spring 2004.
Adapted from Digital Integrated Circuits, 2nd Ed. 1 IC Layout.
EE466: VLSI Design Lecture 11: Wires
EE 447 VLSI Design Lecture 5: Wires. EE 447VLSI Design 6: Wires2 Outline Introduction Wire Resistance Wire Capacitance Wire RC Delay Crosstalk Wire Engineering.
VLSI Design CMOS Transistor Theory. EE 447 VLSI Design 3: CMOS Transistor Theory2 Outline Introduction MOS Capacitor nMOS I-V Characteristics pMOS I-V.
Weiping Shi Department of Computer Science University of North Texas HiCap: A Fast Hierarchical Algorithm for 3D Capacitance Extraction.
EE4271 VLSI Design Interconnect Optimizations Buffer Insertion.
The Wire Scaling has seen wire delays become a major concern whereas in previous technology nodes they were not even a secondary design issue. Wire parasitic.
© Digital Integrated Circuits 2nd Devices Digital Integrated Circuits A Design Perspective The Devices Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 14: Interconnects Prof. Sherief Reda Division of Engineering, Brown University.
EE141 © Digital Integrated Circuits 2nd Wires 1 Digital Integrated Circuits A Design Perspective The Wire Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.
Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory
Digital Integrated Circuits A Design Perspective
Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 9.1 EE4800 CMOS Digital IC Design & Analysis Lecture 9 Interconnect Zhuo Feng.
Digital Integrated Circuits A Design Perspective
Circuit characterization and Performance Estimation
Circuit Characterization Feb 4, Basic Device Equations (p.51)  Cutoff region: V gs  V t  I ds = 0  Linear/non-saturation region: 0
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process I Dr. Shiyan Hu Office: EERC 518 Adapted and modified from Digital Integrated.
ECE 424 – Introduction to VLSI Design
EGRE 427 Advanced Digital Design Figures from Application-Specific Integrated Circuits, Michael John Sebastian Smith, Addison Wesley, 1997 Chapter 7 Programmable.
EE141 © Digital Integrated Circuits 2nd Introduction 1 EE4271 VLSI Design Dr. Shiyan Hu Office: EERC 518 Adapted and modified from Digital.
EE141 © Digital Integrated Circuits 2nd Wires 1 The Wires Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital Integrated Circuits: A Design.
EE 5900 Advanced Algorithms for Robust VLSI CAD, Spring 2009 Static Timing Analysis and Gate Sizing.
Elmore Delay, Logical Effort
© Digital Integrated Circuits 2nd Devices Device Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital Integrated Circuits: A.
EE141 © Digital Integrated Circuits 2nd Wires 1 Digital Integrated Circuits A Design Perspective The Interconnect Jan M. Rabaey Anantha Chandrakasan Borivoje.
EE415 VLSI Design 1 The Wire [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
EE141 © Digital Integrated Circuits 2nd Wires 1 Digital Integrated Circuits A Design Perspective The Wire Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital Integrated.
Introduction to CMOS EE2174 Digital Logic and Lab Dr. Shiyan Hu
© Digital Integrated Circuits 2nd Inverter EE5900 Advanced Algorithms for Robust VLSI CAD The Inverter Dr. Shiyan Hu Office: EERC 731 Adapted.
1 Interconnect/Via. 2 Delay of Devices and Interconnect.
Device EE4271 VLSI Design Dr. Shiyan Hu Office: EERC 518
Digital Integrated Circuits A Design Perspective
Digital Integrated Circuits A Design Perspective
VLSI INTERCONNECTS IN VLSI DESIGN - PROF. RAKESH K. JHA
CMOS Devices PN junctions and diodes NMOS and PMOS transistors Resistors Capacitors Bipolar transistors.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #8. VLSI Components in CMOS Technology  Introduction  Resistor Design  Capacitor Design  Inductor Design 
EE5780 Advanced VLSI Computer-Aided Design
Chapter 4: Secs ; Chapter 5: pp
EE141 © Digital Integrated Circuits 2nd Introduction 1 EE5900 Advanced Algorithms for Robust VLSI CAD Dr. Shiyan Hu Office: EERC 731 Adapted.
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process -II Dr. Shiyan Hu Office: EERC 518 Adapted and modified from Digital Integrated.
1 Modeling and Optimization of VLSI Interconnect Lecture 2: Interconnect Delay Modeling Avinoam Kolodny Konstantin Moiseev.
Circuit Delay Performance Estimation Most digital designs have multiple signal paths and the slowest one of these paths is called the critical path Timing.
Introduction to CMOS VLSI Design CMOS Transistor Theory
© Digital Integrated Circuits 2nd Devices Device Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital Integrated Circuits: A.
Chapter 9 CAPACITOR.
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital Integrated.
EE141 © Digital Integrated Circuits 2nd Introduction 1 EE4271 VLSI Design Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital.
The Wires EE4271 VLSI Design Professor Shiyan Hu Office: EERC 518
MOS Capacitance Unit IV : GATE LEVEL DESIGN VLSI DESIGN 17/02/2009
Circuit characterization and Performance Estimation
Chapter 11 Capacitance.
Manufacturing Process -II
The Inverter EE4271 VLSI Design Professor Shiyan Hu Office: EERC 518
Manufacturing Process I
CMOS Devices PN junctions and diodes NMOS and PMOS transistors
CMOS Devices PN junctions and diodes NMOS and PMOS transistors
Manufacturing Process I
Capacitance and RC Circuits
The Inverter EE4271 VLSI Design Dr. Shiyan Hu Office: EERC 731
EE201C Chapter 3 Interconnect RLC Modeling
Introduction EE4271 VLSI Design Professor Shiyan Hu Office: EERC 518
ELE 1001: Basic Electrical Technology Lecture 6 Capacitors
Manufacturing Process I
Presentation transcript:

EE141 © Digital Integrated Circuits 2nd Wires 1 The Wires Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital Integrated Circuits: A Design Perspective by Jan M. Rabaey, Anantha Chandrakasan, and Borivoje Nikolic. EE5900 Advanced Algorithms for Robust VLSI CAD

EE141 © Digital Integrated Circuits 2nd Wires 2 Modern Interconnect

EE141 © Digital Integrated Circuits 2nd Wires 3 Modern Interconnect - II

EE141 © Digital Integrated Circuits 2nd Wires Source: Gordon Moore, Chairman Emeritus, Intel Corp Technology generation (  m ) Delay (psec) Transistor/Gate delay Interconnect delay Interconnect Delay Dominates

EE141 © Digital Integrated Circuits 2nd Wires 5 Wire Model

EE141 © Digital Integrated Circuits 2nd Wires Capacitor  A capacitor is a device that can store an electric charge by applying a voltage  The capacitance is measured by the ratio of the charge stored to the applied voltage  Capacitance is measured in Farads

EE141 © Digital Integrated Circuits 2nd Wires 3D Parasitic Capacitance  Given a set of conductors, compute the capacitance between all pairs of conductors C=Q/V 1V1V

EE141 © Digital Integrated Circuits 2nd Wires Simplified Model  Area capacitance (Parallel plate): area overlap between adjacent layers/substrate  Fringing/coupling capacitance:  between side-walls on the same layer  between side-wall and adjacent layers/substrate m2 m1 m3

EE141 © Digital Integrated Circuits 2nd Wires 9 The Parallel Plate Model (Area Capacitance) Capacitance is proportional to the overlap between the conductors and inversely proportional to their separation

EE141 © Digital Integrated Circuits 2nd Wires Wire Capacitance  More difficult due to multiple layers, different dielectric m2 m1 m3  =3.9  =8.0  =4.0  =4.1 multiple dielectric

EE141 © Digital Integrated Circuits 2nd Wires Simple Estimation Methods - I  C = Ca*(overlap area) +Cc*(length of parallel run) +Cf*(perimeter)  Coefficients Ca, Cc and Cf are given by the fab  Cadence Dracula  Fast but inaccurate

EE141 © Digital Integrated Circuits 2nd Wires Simple Estimation Methods - II  Consider interaction between layer i and layers i+1, i+2, i–1 and i–2  Consider distance between conductors on the same layer  Cadence Silicon Ensemble  Accuracy  50%

EE141 © Digital Integrated Circuits 2nd Wires Library Based Methods  Build a library of tens of thousands of patterns and compute capacitance for each pattern  Partition layout into blocks, and match with the library  Accuracy  20%

EE141 © Digital Integrated Circuits 2nd Wires Accurate Methods In Industry  Finite difference/finite element method  Most accurate, slowest  Raphael  Boundary element method  FastCap, Hicap

EE141 © Digital Integrated Circuits 2nd Wires 15 Fringing versus Parallel Plate Fringing/Coupli ng capacitance dominates.

EE141 © Digital Integrated Circuits 2nd Wires Wire Resistance  Basic formula R=(  /h)(l/w)   : resistivity  h: thickness, fixed for a given technology and layer number  l: conductor length  w: conductor width h l w

EE141 © Digital Integrated Circuits 2nd Wires Typical Rs (Ohm/sq) MinTypicalMax M1, M M3, M Poly Diffusion N-well

EE141 © Digital Integrated Circuits 2nd Wires 18 Contact and Via  Contact:  link metal with diffusion (active)  Link metal with gate poly  Via:  Link wire with wire  Overlapping two layers (diffusion, gate poly or metal) and providing a contact hole filled with metal  Substrate Contact and Well Contact:  Link substrate or well to supply voltage

EE141 © Digital Integrated Circuits 2nd Wires 19 Interconnect Delay

EE141 © Digital Integrated Circuits 2nd Wires Analysis of Simple RC Circuit state variable Input waveform ± v(t) C R v T (t) i(t)

EE141 © Digital Integrated Circuits 2nd Wires Analysis of Simple RC Circuit Step-input response: match initial state: output response for step-input: v0v0 v 0 u(t) v 0 (1-e -t/RC )u(t)

EE141 © Digital Integrated Circuits 2nd Wires 0.69RC  v(t) = v 0 (1 - e -t/RC ) -- waveform under step input v 0 u(t)  v(t)=0.5v 0  t = 0.69RC  i.e., delay = 0.69RC (50% delay) v(t)=0.1v 0  t = 0.1RC v(t)=0.9v 0  t = 2.3RC  i.e., rise time = 2.2RC (if defined as time from 10% to 90% of Vdd)  For simplicity, industry uses T D = RC (= Elmore delay)  We use both RC and 0.69RC in this course.

EE141 © Digital Integrated Circuits 2nd Wires Elmore Delay Delay 1.50%-50% point delay 2.Delay=RC (Precisely, 0.69RC)

EE141 © Digital Integrated Circuits 2nd Wires 24 Elmore Delay - III What is the delay of a wire?

EE141 © Digital Integrated Circuits 2nd Wires 25 Elmore Delay – IV Assume: Wire modeled by N equal-length segments For large values of N: Precisely, should be 0.69RC/2

EE141 © Digital Integrated Circuits 2nd Wires Elmore Delay - V 26 n1 n2 C/2 R n1 n2 R=unit wire resistance*length C=unit wire capacitance*length

EE141 © Digital Integrated Circuits 2nd Wires RC Tree Delay Unit wire cap=1, unit wire res= *( )= *3.5= *2=32 RC Tree Delay=max{32,48.5}=48.5 Precisely, 0.69*48.5

EE141 © Digital Integrated Circuits 2nd Wires Summary  Wire capacitance  Fringing/coupling capacitance dominates area capacitance  Wire resistance  RC Elmore delay model for wire  For single wire, 0.69RC/2  RC tree