Digital Design Copyright © 2006 Frank Vahid 1 FPGA Internals: Lookup Tables (LUTs) Basic idea: Memory can implement combinational logic –e.g., 2-address.

Slides:

Advertisements

Similar presentations

1 Programmable Logic. 2 Prgrammable Logic Organization Pre-fabricated building block of many AND/OR gates (or NOR, NAND) "Personalized" by making or breaking.

Advertisements

1 KU College of Engineering Elec 204: Digital Systems Design Lecture 9 Programmable Configurations Read Only Memory (ROM) – –a fixed array of AND gates.

Programmable Logic Devices

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR SRAM-based FPGA n SRAM-based LE –Registers in logic elements –LUT-based logic element.

©2004 Brooks/Cole FIGURES FOR CHAPTER 9 MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES Click the mouse to move to the next page. Use the ESC key.

Physical Implementation 1)Manufactured Integrated Circuit (IC) Technologies 2)Programmable IC Technology 3)Other Technologies Other Technologies 1. Off-The-Shelf.

The Spartan 3e FPGA. CS/EE 3710 The Spartan 3e FPGA  What’s inside the chip? How does it implement random logic? What other features can you use?  What.

1 Other Technologies Off-the-shelf logic (SSI) IC –Logic IC has a few gates, connected to IC's pins Known as Small Scale Integration (SSI) –Popular logic.

Digital Design 2e Copyright © 2010 Frank Vahid 1 Digital Design Chapter 7: Physical Implementation Slides to accompany the textbook Digital Design, with.

Evolution of implementation technologies

Digital Design – Physical Implementation Chapter 7 - Physical Implementation.

CS294-6 Reconfigurable Computing Day 14 October 7/8, 1998 Computing with Lookup Tables.

Multiplexers, Decoders, and Programmable Logic Devices

ECE 331 – Digital System Design Tristate Buffers, Read-Only Memories and Programmable Logic Devices (Lecture #16) The slides included herein were taken.

Physical Implementation 1)Manufactured Integrated Circuit (IC) Technologies 2)Programmable IC Technology 3)Other Technologies Manufactured IC Technologies.

Chapter 7: Physical Implementation

1 Introduction A digital circuit design is just an idea, perhaps drawn on paper We eventually need to implement the circuit on a physical device –How do.

Programmable Array Logic (PAL) Fixed OR array programmable AND array Fixed OR array programmable AND array Easy to program Easy to program Poor flexibility.

1 DIGITAL DESIGN I DR. M. MAROUF FPGAs AUTHOR J. WAKERLY.

The Xilinx Spartan 3 FPGA EGRE 631 2/2/09. Basic types of FPGA’s One time programmable Reprogrammable (non-volatile) –Retains program when powered down.

Dr. Konstantinos Tatas ACOE201 – Computer Architecture I – Laboratory Exercises Background and Introduction.

Figure to-1 Multiplexer and Switch Analog

9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexers.

Unit 9 Multiplexers, Decoders, and Programmable Logic Devices

Programmable Implementation Technologies Digital Logic Design Instructor: Kasım Sinan YILDIRIM.

Digital Design Copyright Frank Vahid 1 Digital Design Chapter 7: Physical Implementation Slides to accompany the textbook Digital Design, First Edition,

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR FPGA Fabric n Elements of an FPGA fabric –Logic element –Placement –Wiring –I/O.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n FPGA fabric architecture concepts.

Programmable Logic Devices

Digital Logic Design Lecture # 9 University of Tehran.

Eng.Samra Essalaimeh Philadelphia University 2013/ nd Semester PIC Microcontrollers.

CHAPTER 9 MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES

BR 8/991 Combinational Building Blocks 2/1 Multiplexor (MUX) I0 I1 Y S if S = 0, then Y = I0 if S = 1, then Y = I1 Y = I0 S’ + I1 S I0 I1 Y S A[3:0] B[3:0]

1 Leakage Power Analysis of a 90nm FPGA Authors: Tim Tuan (Xilinx), Bocheng Lai (UCLA) Presenter: Sang-Kyo Han (ECE, University of Maryland) Published.

Outline MSI Parts as a Decoder Multiplexer Three State Buffer MSI Parts as a Multiplexer Realization of Switching Functions Using Multiplexers.

Digital Logic Structures: Chapter 3 COMP 2610 Dr. James Money COMP

ESS | FPGA for Dummies | | Maurizio Donna FPGA for Dummies Basic FPGA architecture.

FPGA-Based System Design: Chapter 1 Copyright  2004 Prentice Hall PTR Moore’s Law n Gordon Moore: co-founder of Intel. n Predicted that number of transistors.

CEC 220 Digital Circuit Design Programmable Logic Devices

Logic and Computer Design Fundamentals, Fifth Edition Mano | Kime | Martin Copyright ©2016, 2008, 2004 by Pearson Education, Inc. All rights reserved.

PLDS Mohammed Anvar P.K AP/ECE Al-Ameen Engineering College.

Robust Low Power VLSI R obust L ow P ower VLSI Using Module Compiler to build FPGA Structures Seyi Ayorinde ECE 6505.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n FPGA fabric architecture concepts.

Gunjeet Kaur Dronacharya Group of Institutions. Outline Introduction Random-Access Memory Memory Decoding Error Detection and Correction Programmable.

This chapter in the book includes: Objectives Study Guide

ETE Digital Electronics

Chapter 7: Physical Implementation

Sequential Programmable Devices

Topics SRAM-based FPGA fabrics: Xilinx. Altera..

This chapter in the book includes: Objectives Study Guide

Dr. Clincy Professor of CS

Basics of Digital Logic Design Presentation D

This chapter in the book includes: Objectives Study Guide

EE345: Introduction to Microcontrollers Memory

Dr. Clincy Professor of CS

We will be studying the architecture of XC3000.

FIGURE 7.1 Conventional and array logic diagrams for OR gate

CSCE 211: Digital Logic Design

Physical Implementation Manufactured IC Technologies

CSCE 211: Digital Logic Design

Discrete Mathematics CS 2610

Dr. Clincy Professor of CS

Dr. Clincy Professor of CS

CSCE 211: Digital Logic Design

13 Digital Logic Circuits.

CSCE 211: Digital Logic Design

EEE2243 Digital System Design Chapter 9: Advanced Topic: Physical Implementation by Muhazam Mustapha extracted from Frank Vahid’s slides, May 2012.

ECE 352 Digital System Fundamentals

FIGURE 5-1 MOS Transistor, Symbols, and Switch Models

Physical Implementation

Presentation transcript:

Digital Design Copyright © 2006 Frank Vahid 1 FPGA Internals: Lookup Tables (LUTs) Basic idea: Memory can implement combinational logic –e.g., 2-address memory can implement 2-input logic –1-bit wide memory – 1 function; 2-bits wide – 2 functions Such memory in FPGA known as Lookup Table (LUT) ( b )( a ) ( d ) F = x'y' + xy G = xy' x y F G F = x'y' + xy x y F x1 Mem rd a1 a0 y x D F 4x1 Mem rd a1 a0 1 D ( c ) y=0 x=0 F=1 4x2 Mem rd a1 a0 1 x y D1D0 FG ( e ) a a a a

Digital Design Copyright © 2006 Frank Vahid 2 FPGA Internals: Lookup Tables (LUTs) Example: Seat-belt warning light (again) k p s w BeltWarn ( a ) ( b ) k p s w Programming (seconds) Fab 1-3 months a a ( c ) 8x1 Mem. D w I C a2 a1 a0 k p s

Digital Design Copyright © 2006 Frank Vahid 3 8x2Mem. D0D a2 a1 a0 a b c ( c ) ( a ) ( b ) 8x2Mem. D0D a2 a1 a0 a c b a c b d d e e F F t FPGA Internals: Lookup Tables (LUTs) LUT typically has 2 (or more) outputs, not just one Example: Partitioning a circuit among 3-input 2-output lookup tables First column unused; second column implements AND F e d t Second column unused; first column implements AND/OR sub-circuit (Note: decomposed one 4- input AND input two smaller ANDs to enable partitioning into 3-input sub-circuits) a a

Digital Design Copyright © 2006 Frank Vahid 4 8x2Mem. 00 D0D a2 a1 a0 P1 P0 P6 P7 P8 P9 P2 P3 P5 P4 ( a ) 8x2Mem. 00 D0D a2 a1 a0 m0 m1 o0 o1 m2 m3 Switch matrix FPGA (partial) FPGA Internals: Switch Matrices Previous slides had hardwired connections between LUTs Instead, want to program the connections too Use switch matrices (also known as programmable interconnect) –Simple mux-based version – each output can be set to any of the four inputs just by programming its 2-bit configuration memory ( b ) m0 o0 o1 i0 s0 d s1 i1 i2 i3 m1 m2 m3 2-bit memory 2-bit memory Switch matrix 4x1 mux i0 s0 d s1 i1 i2 i3 4x1 mux a a

Digital Design Copyright © 2006 Frank Vahid 5 8x2Mem D0D a2 a1 a0 0 0 d3 d2 d1 d0 i1 i0 i1 ( a ) 8x2Mem D0D a2 a1 a0 m0 m1 o0 o1 m2 m3 Switch matrix FPGA (partial) FPGA Internals: Switch Matrices Mapping a 2x4 decoder onto an FPGA with a switch matrix ( b ) m0 o0 o1 i0 s0 d s1 i1 i2 i3 m1 m2 m3 Switch matrix 4x1 mux i0 s0 d s1 i1 i2 i3 4x1 mux These bits establish the desired connections a

Digital Design Copyright © 2006 Frank Vahid 6 FPGA Internals: Switch Matrices Mapping the extended seatbelt warning light onto an FPGA with a switch matrix –Recall earlier example (let's ignore d input for simplicity) 8x2Mem D0D a2 a1 a0 k 0 w p s 0 t ( a )( b ) 8x2Mem D0D a2 a1 a0 m0 m1 o0 o1 m2 m0 o0 o1 i0 s0 d s1 i1 i2 i3 m1 m2 m3 Switch matrix FPGA (partial) Switch matrix 4x1 mux i0 s0 d s1 i1 i2 i3 4x1 mux k p s t d x w BeltWarn a x

Digital Design Copyright © 2006 Frank Vahid 7 FPGA Internals: Overall Architecture Consists of hundreds or thousands of CLBs and switch matrices (SMs) arranged in regular pattern on a chip CLB SM CLB Represents channel with tens of wires Connections for just one CLB shown, but all CLBs are obviously connected to channels

8