XFP System and 10G Common Electrical Interface

Slides:



Advertisements
Similar presentations
USB Controlled IO Module Jon Knoll Dave Wolowicz Sponsored by: Dr. Kin Li A 499a Project.
Advertisements

ROD R&D Status K. Johns, C. Armijo, J. Steinberg (U. Arizona) H. Chen, F. Lanni, J. Mead (BNL) L. Hervas (CERN) A. Meyer, A. Kielburg-Jeka, A. Straessner.
Sales Presentation November 2010
Optical Transceivers: Evaluation of Commercial Optical TRx Luis Amaral CERN – PH/ESE/BE – Opto 10/04/
Intel: Lan Access Division Technion: High Speed Digital Systems Lab By: Leonid Yuhananov & Asaad Malshy Supervised by: Dr. David Bar-On.
© 2013 Cisco and/or its affiliates. All rights reserved. Cisco Confidential 1 © 2013 Cisco and/or its affiliates. All rights reserved. Cisco Confidential.
1 Data Link Protocols Relates to Lab 2. This module covers data link layer issues, such as local area networks (LANs) and point-to-point links, Ethernet,
Gigabit Ethernet Group 1 Harsh Sopory Kaushik Narayanan Nafeez Bin Taher.
10 Gigabit Ethernet Market and Technology Overview David O’Leary Director, Consulting Engineering.
SFI-4.1 Brian Von Herzen, Ph.D. Xilinx Consultant,
I/O Channels I/O devices getting more sophisticated e.g. 3D graphics cards CPU instructs I/O controller to do transfer I/O controller does entire transfer.
Electrical and Computer Engineering iLights Nick Wittemen, EE Chris Merola, EE José Figueroa, EE Matt Ryder, EE Comprehensive Design Review.
ROD R&D Status K. Johns, C. Armijo, J. Steinberg (U. Arizona) H. Chen, F. Lanni, J. Mead (BNL) L. Hervas (CERN) A. Meyer, A. Kielburg-Jeka, A. Straessner.
Interconnection and Packaging in IBM Blue Gene/L Yi Zhu Feb 12, 2007.
System Performance Stephen Schultz Fiber Optics Fall 2005.
Rev2 Internet2 – JT February Implementing 100 Gigabit Ethernet: A Practical Guide Joel Goergen VP of Technology / Chief Scientist.
Background on Gigabit Ethernet ECE 4006 C G3: Karen Cano, Scott Henderson, Di Qian Dec,
The Limits of Switch Bandwidth
IEEE-1394 Data Link Design Review Sherry Womack Erik Pace ECE 4040 Dr. Martin Brooke.
Survey of Short-Reach Optical Interconnect Ken Pedrotti Robert Dahlgren Presented 10 November 2005.
SCSI Richard Goldman April 2000
University of the Western Cape Chapter 1: Computing Basics Aleksandar Radovanovic.
Introduction to the Common Electrical Interface (CEI)
TOPIC-MAKING CONNECTION OF ONE SWITCH AND ONE SOCKET
“ Analyzer for 40Gbit Ethernet “ (Bi-semestrial project) Executers: פריד מחאג ' נה Farid Mahajna Husam Kadan חוסאם קעדאן Instructor:
The High Voltage, Monitoring and Control systems of the Hadronic and Electromagnetic calorimeters are essentially slow control based, and therefore are.
Waveguide High-Speed Circuits and Systems Laboratory B.M.Yu High-Speed Circuits and Systems Laboratory 1.
Working with Arduino: Lesson #4: Servos EGN1007. Learning Goals Learning Goals: The student will be able to: 1.Build a complete circuit using the Arduino.
Stefano russo Universita’ di Napoli Federico II & INFN Km3Net meeting Pylos 16–19/4/2007 The NEMO DAQ electronics: Actual characteristics and new features.
SLAC Particle Physics & Astrophysics The Cluster Interconnect Module (CIM) – Networking RCEs RCE Training Workshop Matt Weaver,
MICE MICE Target Mechanism Control Electronics Upgrade P J Smith – University of Sheffield James Leaver – Imperial College 2 nd March 2009.
Physical Layer Update – EWG Presenting: Ian Colloff, EWG.
Work at OIF on Interfaces for Optical Modules including Very Short Reach (VSR) and Electrical Interfaces Raj Savara Network Elements Inc.
BUS IN MICROPROCESSOR. Topics to discuss Bus Interface ISA VESA local PCI Plug and Play.
ENW-9800 Copyright © PLANET Technology Corporation. All rights reserved. Dual 10Gbps SFP+ PCI Express Server Adapter.
Presentation for the Exception PCB February 25th 2009 John Coughlan Ready in 2013 European X-Ray Free Electron Laser XFEL DESY Laboratory, Hamburg Next.
NA62 straw tracker readout status Georgios Konstantinou.
Cowen and Company 20 / 20 TMT Conference May 29, 2008.
11/5/2015Mircea Bogdan1 Annie’s Central Card Status Report - 8/21/2015 The University of Chicago.
Evaluation of Multi-Gbps Optical Transceivers for Use in Future HEP Experiments Luis Amaral CERN – PH/ESE/BE – Opto 16/09/2008.
IT Ess I v.4x Chapter 1 Cisco Discovery Semester 1 Chapter 3 JEOPADY Q&A by SMBender, Template by K. Martin.
Technion - Israel institute of technology department of Electrical Engineering High speed digital systems laboratory 40Gbit Signal Generator for Ethernet.
FEC electronicsRD-51 mini week, CERN, Sept Towards the scalable readout system: FEC electronics for APV25, AFTER and Timepix J.
A Survey on Interlaken Protocol for Network Applications Department of Computer Science and Information Engineering, National Cheng Kung University, Tainan,
VLV T – Workshop 2003 Read Out and Data Transmission Working Group Synchronous Data Transmission Protocol for NEMO experiment.
Assumptions: Cockcroft-Walton photomultiplier bases are the same for all ECAL sections Digital to analog converters are installed on the distribution boards.
OIF 10Gbps Electrical Interfaces Tom Palkert AMCC Supercomm 2003.
1 ABC130 Module Envelope Envelope set by 2 locations 1.Power end – biggest contribution coming from shield box 2.Data I/O end – set by wire bonding from.
Lightning Talk - 10Gbps Efficiency Apnic Christchurch Roger De Salis - Director.
Evaluation of Emerging Parallel Optical Link Technology for High Energy Physics John Chramowicz, Simon Kwan, Alan Prosser, Melissa Winchell Fermi National.
Performance characteristics of COTS 10Gb/s Optical Links for SLHC Experiments Jan Troska, Markus Axer, Karl Gill, Robert Grabit, Raquel Macias Jareno,
A PRESENTATION ON “OPTICAL ETHERNET” Presented by :- KULDEEP SINGH(08ESSEC016)
Introduction to Field Programmable Gate Arrays (FPGAs) EDL Spring 2016 Johns Hopkins University Electrical and Computer Engineering March 2, 2016.
Revised Problems 1)Banana Plugs unable to withstand stress of CIP module and cord under 2)Physical connection problems between CIP and lock 3)Time consumption.
1 Status report on the LAr optical link 1.Introduction and a short review. 2.The ASIC development. 3.Optical interface. 4.Conclusions and thoughts Jingbo.
ROD Activities at Dresden Andreas Glatte, Andreas Meyer, Andy Kielburg-Jeka, Arno Straessner LAr Electronics Upgrade Meeting – LAr Week September 2009.
The reading is 7.38 mm. The reading is 7.72 mm.
Huawei S5700 Interface Card Description Huawei S5700 Interface Card.
Multiplexing Level for the PANDA MVD
Implementing 100 Gigabit Ethernet: A Practical Guide
it.de/de/produkte/blueoptics/transceiver/sfpplus.html
Business Analysis in 3 slides
SCT/Pixel Draft Rack Layout rcj
Thermal Model Description
Hardware/Software Co-Design
Enhancing and Implementing an Improved Gigabit Ethernet Card
كارگاه آموزشي معماري نرم‌افزار
Depth Of Field (DOF).
BOC1 Run Thru: Agenda 14h30 Start CB Local Meeting 16h00 Break for Tea
Insulators and Conductors
Presentation transcript:

XFP System and 10G Common Electrical Interface Dong Zheng BitBlitz Communications Milpitas, California Dzheng@bitblitz.com

Agenda XFP modules vs. others Host systems architectures Implementation examples

(Greater Line Card density) Box-to-Box: Optical Modules 300 pin MSA Large on Board Footprint Cost: 20x x16 Mux I/F Xenpak Plug-able Cost: 4-6x XAUI I/F Xpak/X2 Plug-able Cost: 2x XAUI I/F REQUIREMENTS! Lower Cost Smaller Form Factor (Greater Line Card density) Lower Power XFP/SFP Plug-able Cost: 1x 10G Ser I/F

XFP vs. other modules XENPAK XPAK X2 XFP XFP/XENPAK Power (W) 6 4 1.5, 2.5, 3.5, >3.5 ~50% (level 2,3) Width (mm) 36 18.35 Length (mm) 121 85.4 91 71 Depth 115.2 75.7 77.2 61.7 Notes: * The XFI electrical spec is part of the XFP spec, but is expected to be used elsewhere. Notes: * The XFI electrical spec is part of the XFP spec, but is expected to be used elsewhere.

XFP philosophy: Minimal electrical circuits in module 10GE Applications Host Module XGMII XAUI ASIC 3G SerDes 80 16 XENPAK, XPAK, X2 XFI ASIC XGMII 3G SerDes 10G SerDes XAUI 4 80 16 XFP Optical XFP philosophy: Minimal electrical circuits in module

10GE Electrical Interfaces Speed/wire No. of wires Distance XGMII 312.5Mbps 80 3” XAUI 3.125Gbps 16 >40” XFI 10.3125Gbps 4 <7” XFP host design guide line: XFI 10G interface keeps short XAUI extends reach distance

10G CEI SR (XFI) Rate from 9.95Gbps to 11.09Gbps for SONET, 10GE, 10GFC applications Max recommend host PCB length <200mm, depending on geometry and material Near-end eye mask Far-end eye mask

Design Example Devices used: 10G SerDes: BBTX100 3G SerDes: BBT3420 Standard FR-4

Test Results Note: Far-end eye Near-end mask Potential driving optics directly

Summaries XFP modules are lower power, smaller form factor, lower cost for higher line card density over competing solutions 10G electrical interface is more challenging compared to XENPAK based modules Reference system has demonstrated feasibility of the XFP host system, with significant margin on 10G electrical interface.