C3 / MAPLD2004Lake1 Radiation Effects on the Aeroflex RadHard Eclipse FPGA Ronald Lake Aeroflex Colorado Springs.

Slides:



Advertisements
Similar presentations
10 December 2012 Clive Max Maxfield All Programmable FPGAs, SoCs, and 3D ICs Part V. Advanced Concepts and Future Trends 1.
Advertisements

A few notes on MicroSemi FPGAs Tullio Grassi 31 March 2010.
Scrubbing Approaches for Kintex-7 FPGAs
Using FPGAs in a Radiation Environment ATLAS CMS Electronics Workshop for LHC upgrades (ACES2014) March, 2014, CERN Michael Wirthlin Brigham Young.
Radiation Effects on FPGA and Mitigation Strategies Bin Gui Experimental High Energy Physics Group 1Journal Club4/26/2015.
Challenges of Single Event Upset and Transient Testing and Characterization of Mixed Signal Products Kirby Kruckmeyer.
Presenter Information: Wallace Scott Military & Space Products, Texas Instruments 6412 Highway 75 South, MS 860 Sherman, Texas 75090, USA Phone (903) Fax.
HPEC 2012 Scrubbing Optimization via Availability Prediction (SOAP) for Reconfigurable Space Computing Quinn Martin Alan George.
Maintaining Data Integrity in Programmable Logic in Atmospheric Environments through Error Detection Joel Seely Technical Marketing Manager Military &
L189/MAPLD2004Carmichael 1 A Triple Module Redundancy Scheme for SEU Mitigation of Static Latch-Based FPGAs (“Birds-of-a-Feather”) Carl Carmichael 1, Brendan.
Micro-RDC Microelectronics Research Development Corporation A Programmable Scrubber for FPGAs ACKNOWLEDGMENT OF SUPPORT: This material is based upon work.
Radiation Effects Challenges in 90nm Commercial-Density SRAMs: A Comprehensive SEE and TID Study Jeff Draper, Y. Boulghassoul, M. Bajura, R. Naseer, J.
MAPLD99 Total Dose and SEE of Metal-To-Metal Antifuse FPGA.
MDT-ASD PRR C. Posch30-Aug-01 1 Radiation Hardness Assurance   Total Ionizing Dose (TID) Change of device (transistor) properties, permanent   Single.
Submission 1003Baranski1 Reliability Studies on Aeroflex’s RadHard ViaLink TM PROM Brian Baranski, Anthony Jordan, and Craig Hafer Aeroflex Colorado Springs.
®. ® Rad Hard Products for Satellites and Space ® QPRO for Avionics  Standard QPRO products immune to upsets in avionics environment.
12004 MAPLD: 141Buchner Single Event Effects Testing of the Atmel IEEE1355 Protocol Chip Stephen Buchner 1, Mark Walter 2, Moses McCall 3 and Christian.
DargniesMAPLD 2005/ "Radiation Tolerant and Intelligent Memory for Space“ T. Dargnies 1, J. Herath 2, T. Ng 2, C. Val 1, J.F. Goupy 1, and J.P. David.
MAPLD 2005 / E134 Rockett A 0.15  M Radiation-Hardened Antifuse Field Programmable Gate Array Technology The RH AX250-S production installation effort.
News from ESA-CNES Final Presentation Days 2013 A Masi, News from ESA-CNES Final Presentation Days 2013 News from ESA-CNES Final Presentation Days 2013.
For Official Use Only; Information herein NOT Approved for Export; Contains Proprietary Protected Information; NOT for Public Release FEB 06 Sparc.
4/27 Radiation Effects in Active Optical Components Robert A. Reed, Ken LaBel, Janet Barth, Henning Leidecker, Allan Johnston, Paul Marshall and Cheryl.
Single Event Effects Testing of the Intel Pentium III (P3) Microprocessor James W. Howard Jr. Jackson and Tull Chartered Engineers Washington, D.C. Martin.
SpW-10X Router ASIC Testing and Performance Steve Parkes, Chris McClements, Space Technology Centre, University of Dundee Gerald Kempf, Christian Gleiss,
Development process of RHBD cell libraries for advanced SOCs
A comprehensive method for the evaluation of the sensitivity to SEUs of FPGA-based applications A comprehensive method for the evaluation of the sensitivity.
FPGA IRRADIATION and TESTING PLANS (Update) Ray Mountain, Marina Artuso, Bin Gui Syracuse University OUTLINE: 1.Core 2.Peripheral 3.Testing Procedures.
2004 MAPLD, Paper 190 JJ Wang 1 SEU-Hardened Storage Devices in a 0.15 µm Antifuse FPGA – RTAX-S J. J. Wang 1, B. Cronquist 1, J. McCollum 1, R. Gorgis.
M. Adinolfi – University of Oxford – MAPMT Workshop – Imperial College 27 June Rad-Hard qualification for the LHCb RICH L0 electronics M. Adinolfi.
FPGAs in the CMS HCAL electronics Tullio Grassi 21 March 2014.
Presented by Anthony B. Sanders NASA/GSFC at 2005 MAPLD Conference, Washington, DC #196 1 ALTERA STRATIX TM EP1S25 FIELD-PROGRAMMABLE GATE ARRAY (FPGA)
TRAD, Tests & Radiations 13/09/2011 LHC POWER CONVERTER Radiation analysis.
Cypress Roadmap: Aerospace Memory
ATMEL ATF280E Rad Hard SRAM Based FPGA SEE test results Application oriented SEU Sensitiveness Bernard BANCELIN ATMEL Nantes SAS, Aerospace Business Unit.
MooreC142/MAPLD Single Event Effects (SEE) Test Results on the Virtex-II Digital Clock Manager (DCM) Jason Moore 1, Carl Carmichael 1, Gary Swift.
Apr, 2014 TE-EPC-CCE Radiation Tests
Experiment Electronics UMC 0.18µm radiation hardness studies - Update - Sven Löchner 13 th CBM Collaboration Meeting GSI Darmstadt March 12th, 2009.
1 st AMICSA Workshop – 2 & 3 October Evaluation of a 12 bits Video Processor for Space Application J.-Y. Seyler, F. Malou, G. Villalon ( CNES, Toulouse.
Petrick_P2261 Virtex-II Pro SEE Test Methods and Results David Petrick 1, Wesley Powell 1, James Howard 2 1 NASA Goddard Space Flight Center, Greenbelt,
LaRC MAPLD 2005 / A208 Ng 1 Radiation Tolerant Intelligent Memory Stack (RTIMS) Tak-kwong Ng, Jeffrey Herath Electronics Systems Branch Systems Engineering.
14/Sept./2004 LECC2004 Irradiation test of ASIC and FPGA for ATLAS TGC Level-1Trigger System 1 TID (  -ray) and SEE (proton) tests and results for ROHM.
Experiment Electronics UMC 0.18µm radiation hardness studies Progress since last Collaboration Meeting Sven Löchner GSI Darmstadt 15 th CBM Collaboration.
126 / MAPLD2004Lake1 Life Test Effects on the Aeroflex ViaLink™ FPGA Ronald Lake Aeroflex Colorado Springs.
Numerical signal processing for LVDT reading based on rad tol components Salvatore Danzeca Ph.D. STUDENT (CERN EN/STI/ECE ) Students’ coffee meeting 1/3/2012.
2004 MAPLD, Paper 1008 Sanders 1 Radiation-Hardened re-programmable Field- Programmable Gate Array (RHrFPGA) A.B. Sanders 1, K.A. LaBel 1, J.F. McCabe.
Presented by Anthony B. Sanders NASA/GSFC at 2004 MAPLD Conference, Washington, DC April 27-29, Radiation-Hardened re-programmable Field- Programmable.
SEU WG, TWEPP SEU mitigation in GBT On behalf of GBT team Circuit design: TMR Full-custom/High Speed Configuration Registers Protocol Some results.
Investigating latchup in the PXL detector Outline: What is latchup? – the consequences and sources of latchup – techniques to reduce latchup sensitivity.
R2E Availability October 17 th 2014 ADC and Common development options G. Spiezia.
Standard electronics for CLIC module. Sébastien Vilalte CTC
Actel Antifuse FPGA Information – Radiation Tests Actel Antifuse FPGA – A54SX72A 72K gates 208 pqfp package 2.5v to 5.0v I/O tolerant $62 each for tested.
Xilinx V4 Single Event Effects (SEE) High-Speed Testing Melanie D. Berg/MEI – Principal Investigator Hak Kim, Mark Friendlich/MEI.
P201-L/MAPLD SEE Validation of SEU Mitigation Methods for FPGAs Carl Carmichael 1, Sana Rezgui 1, Gary Swift 2, Jeff George 3, & Larry Edmonds 2.
MAPLD 2005/213Kakarla & Katkoori Partial Evaluation Based Redundancy for SEU Mitigation in Combinational Circuits MAPLD 2005 Sujana Kakarla Srinivas Katkoori.
Ketil Røed University of Bergen - Department of Physics Ketil Røed MSc student, microelectronics University of Bergen Norway Irradiation tests of Altera.
Comparison Study of Bulk and SOI CMOS Technologies based Rad-hard ADCs in Space Feitao Qi , Tao Liu , Hainan Liu , Chuanbin Zeng , Bo Li , Fazhan Zhao.
Irradiation test results for SAMPA MPW1 and plans for MPW2 irradiation tests Sohail Musa Mahmood
CFTP ( Configurable Fault Tolerant Processor )
Geant4 and Microelectronics – Recent Successes, Looming Concerns
RADSAGA Initial Training Event
SEU Mitigation Techniques for Virtex FPGAs in Space Applications
Radiation Tolerance of an Used in a Large Tracking Detector
Maintaining Data Integrity in Programmable Logic in Atmospheric Environments through Error Detection Joel Seely Technical Marketing Manager Military &
Irradiation Test of the Spartan-6 Muon Port Card Mezzanine
SEE Characterization of XC7K70T, Kintex Serie7 familly FPGA from Xilinx Hello everyone, I’m ELG, I’m here today to present you a SEE ch…, performed at.
Reliability Analysis of the Aeroflex ViaLink™ FPGA
Design of a ‘Single Event Effect’ Mitigation Technique for Reconfigurable Architectures SAJID BALOCH Prof. Dr. T. Arslan1,2 Dr.Adrian Stoica3.
Life Test Effects on the Aeroflex ViaLink™ FPGA
Rad Hard Products for Satellites and Space
ATMX150RHA Circuit Design Platform
Presentation transcript:

C3 / MAPLD2004Lake1 Radiation Effects on the Aeroflex RadHard Eclipse FPGA Ronald Lake Aeroflex Colorado Springs

C3 / MAPLD2004Lake2 RadHard Eclipse Radiation Effects Overview Test Techniques Single Event Effects Results –Single Event Upset –Single Event Latch-up Total Ionizing Dose –DC Characteristics –AC Characteristics TMR Effects on SEU Summary

C3 / MAPLD2004Lake3 Hardness Testing Conditions - SEE SEU - 25 o C, 2.25V core and 3.0V I/O, in accordance with EIA/JESD57 SEU - FPGA programmed (configured) with three data storage components –Dynamic Shift Registers - Two at 560 bits –Static Register File - 64 x 16 bits –Static RAM - 55,296 bits SEL o C, 2.7V core and 3.6V I/O, in accordance with EIA/JESD lead ceramic quad flat-pack (CQFP)

C3 / MAPLD2004Lake4 Hardness Testing Conditions - SEU Alternating ones and zeros data used for all three storage components of the FPGA National Instruments tester at 1MHz frequency –Write/read shift register –Read only register file and RAM –After a cell upsets, the correct data is re-written to the cell Texas A&M University Cyclotron Institute –Au, Kr, and Ar from 0 o (normal incidence) to 60 o

C3 / MAPLD2004Lake5 Heavy Ion Beam For SEU Analysis

C3 / MAPLD2004Lake6 Hardness Testing Conditions - SEL Devices statically biased during irradiation –Supply currents monitored for latch-up Lawrence Berkeley National Laboratory –Au at 41 o –Effective fluence at 1E7 ions/cm 2 –Effective LET = 120 MeV-cm 2 /mg Devices functionally re-verified after irradiation

C3 / MAPLD2004Lake7 Heavy Ion Chamber for SEL Analysis

C3 / MAPLD2004Lake8 Hardness Testing Conditions - TID Irradiated under worst case temperature (25 o C) and static bias conditions (max V DD ) per MIL-STD-883E Method 1019 FPGA programmed with 60 AC paths J.L. Shepherd model Cobalt 60 gamma cell

C3 / MAPLD2004Lake9 Cobalt 60 Total Ionizing Dose System

C3 / MAPLD2004Lake10 Single Event Upset Data Plot

C3 / MAPLD2004Lake11 Hardness Results - SEE SEU - Error-rates - GEO orbit, Adam’s 90% WC SEL - No latch-up to 120 MeV-cm 2 /mg TID rads(Si)/s FPGA meets datasheet ACs and DCs post 300 krad(Si)

C3 / MAPLD2004Lake12 Hardness Results - TID - Supply Current DCs Most Shifted DCs - Post radiation minus Pre-rad

C3 / MAPLD2004Lake13 Hardness Results krad(Si) TID - ACs 5 most shifted ACs on each of 2 devices Post 100 krad(Si) minus Pre irradiation

C3 / MAPLD2004Lake14 Hardness Results krad(Si) TID - ACs 5 most shifted ACs on 2 devices Post 300 krad(Si) minus Pre irradiation

C3 / MAPLD2004Lake15 RadHard Eclipse Single Voter TMR

C3 / MAPLD2004Lake16 RadHard Eclipse Single Voter Data * Estimate based on assumed onset LET of 100 and saturated x-section of 7E-9 Error-rates based on SpaceRadiation 4.0 Weibull analysis, Geo orbit, Adam’s 90% WC environment

C3 / MAPLD2004Lake17 RadHard Eclipse Single Voter Data 8/17/4 TMR2 Data : TAMU

C3 / MAPLD2004Lake18 Summary Completed RadHard Eclipse FPGA pre-qualification evaluation of radiation performance –Low Single Event Upset error rate (geosynchronous orbit, Adams 90% worst case environment) –Single Event Latch-up immune to > 108 MeV-cm 2 /mg –Passes datasheet parameters to > 300 krad(Si) Total Ionizing Dose –TMR design maps well to logic cell architecture Offered as a flight qualified QML Q & V RadHard Standard Microcircuit Drawing device