Lab 7 : Decoders/Encoders : Slide #2 Slide #3 Slide #4 Slide #5 Slide #6 “1 of 10” Encoder “1 of 10” Encoder Connected to a SPST Keypad. Control Signal.

Slides:



Advertisements
Similar presentations
Lab 11 : Memory System Fundamentals :
Advertisements

Lab 08: SR Flip Flop Fundamentals:
1 The 2-to-4 decoder is a block which decodes the 2-bit binary inputs and produces four output All but one outputs are zero One output corresponding to.
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Encoders.
5.5 Encoders A encoder is a multiple-input, multiple-output logic circuit that converts coded inputs into coded outputs, where the input and output codes.
Lab 9: Matrix Keypad : ”No Key Press” Analysis Slide #2 Slide #3 ”Press and Hold Key 5” Analysis.
5.4 Decoders A decoder is a multiple-input, multiple-output logic circuit that converts coded inputs into coded outputs, where the input and output codes.
Digital Logic Design Week 7 Encoders, Decoders, Multiplexers, Demuxes.
Overview Part 2 – Combinational Logic Functions and functional blocks
Combinational Circuits
Combinational Circuits
Functions and Functional Blocks
RTL Design Introduction Decoder Encoder Multiplexer Tri-state Buffer
System Digital Encoder, Decoder, and Contoh Penerapanya.
ECE 2372 Modern Digital System Design
Overview Part 2 – Combinational Logic
EET 1131 Unit 8 Code Converters, Multiplexers, and Demultiplexers
Digital Fundamentals Floyd Chapter 6 Tenth Edition
COMBINATIONAL CIRCUITS USING TTL 74XX ICS
DIGITAL SYSTEMS TCE OTHER COMBINATIONAL LOGIC CIRCUITS DECODERS ENCODERS.
OTHER COMBINATIONAL LOGIC CIRCUITS WEEK 7 AND WEEK 8 (LECTURE 2 OF 3)
Lab 5 :JK Flip Flop and Counter Fundamentals:
Chapter 1_4 Part II Counters
Digital Fundamentals with PLD Programming Floyd Chapter 8
Shannon’s Expansion Muxes and Encoders. Tri-State Buffers  A tri-state buffer has one input x, one output f and one control line e Z means high impedance,
CIRCUIT SYMBOLS To allow people to document a circuit and everyone to be able to understand it there is a standard set of circuit symbols. These can be.
Combinational Logic Chapter 4.
9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexers.
Outline Decoder Encoder Mux. Decoder Accepts a value and decodes it Output corresponds to value of n inputs Consists of: Inputs (n) Outputs (2 n, numbered.
CS 151: Digital Design Chapter 3 3-8: Encoding. CS 151 Encoding Encoding - the opposite of decoding - the conversion of a maximum of 2 n input code to.
Decoders.
1 Digital Logic Design Week 7 Decoders, encoders and multiplexers.
CS1Q Computer Systems Lecture 8
Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.
Logical Circuit Design Week 6,7: Logic Design of Combinational Circuits Mentor Hamiti, MSc Office ,
CHAPTER 4 Combinational Logic
CS151 Introduction to Digital Design
Summary Half-Adder pp302Basic rules of binary addition are performed by a half adder, which has two binary inputs (A and B) and two binary outputs (Carry.
Combinational Circuits by Dr. Amin Danial Asham. References  Digital Design 5 th Edition, Morris Mano.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.
ECE 320 Homework #3 1. Simplify the Boolean function F using the don’t care conditions d, in both S.O.P. and P.O.S. form: a) F=A’B’D’+A’CD+A’BC d=A’BC’D+ACD+AB’D’
Magnitude Comparator Dr. Ahmed Telba.
CS1Q Computer Systems Lecture 8
Digital Systems Section 11 Decoders and Encoders.
Module 11.  In Module 9, we have been introduced to the concept of combinational logic circuits through the examples of binary adders.  Meanwhile, in.
1 COMP541 Finite State Machines - 1 Montek Singh Sep 22, 2014.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
Decoders A decoder is a logic circuit that detects the presence of a specific combination of bits at its input. Two simple decoders that detect the presence.
Chapter 36 Combinational Logic Circuits. Objectives After completing this chapter, you will be able to: –Describe the functions of encoders, decoders,
ACOE161 (Spring2007)MSI Devices1 Revision on MSI Devices M. Mano & C. Kime: Logic and Computer Design Fundamentals (Chapter 5)
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
MSI Circuits.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
1 COMP541 Sequential Logic – 2: Finite State Machines Montek Singh Feb 29, 2016.
EGR 2131 Unit 6 Combinational Building Blocks
EGR 2131 Unit 4 Combinational Circuits: Analysis & Design
Lab02 :Logic Gate Fundamentals:
Combinational Logic Circuits
Combinational Circuit Design
Digital Fundamentals Floyd Chapter 6 Tenth Edition
Chapter 6 Functions of Combinational Logic
FIGURE 4.1 Block diagram of combinational circuit
Digital Control Systems Waseem Gulsher
Multiplexers Anindya IE CSE.
ECE 331 – Digital System Design
Digital System Design Combinational Logic
ECE 352 Digital System Fundamentals
ECE 352 Digital System Fundamentals
Digital Electronics and Logic Design
Presentation transcript:

Lab 7 : Decoders/Encoders : Slide #2 Slide #3 Slide #4 Slide #5 Slide #6 “1 of 10” Encoder “1 of 10” Encoder Connected to a SPST Keypad. Control Signal Generator “1 of 8” Decoder. “1 of 10” Decoder.

Lab 7 : 1 of 10 Decoder with Active Low Outputs: A 1 of 10 decoder receives BCD data at its inputs (A3, A2, A1, A0) and activates one output (O0, …, O9). The active output is the one which corresponds to the input number. For example, If you input the number 3 it activates O3. The BCD data is applied to inputs A3, A2, A1, A0. One output is asserted for each BCD code. O0 A0 A1 A2 A3 1 of 10 Decoder O1 O2 O3 O4 O5 O6 O7 O8 O9 O1 “O0 = 0” when the BCD code for 0 is applied at the inputs. All other decoder outputs are not asserted (logic 1). Remember the outputs are active low. BCD # ONE! BCD “0” “O1 = 0” when the BCD code for 1 is applied at the inputs. BCD “1” “O2 = 0” when the BCD code for 2 is applied at the inputs. BCD “2” Here are the remaining responses for BCD code for 3 … to … 9. BCD “3” BCD “4” BCD “5” BCD “6” BCD “7” BCD “8” BCD “9” Four bit numbers larger than 9 do not assert any output. They are not valid BCD numbers The decoder response can be shown in a table A3 A2 A1 A0O0 O1 O2 O3 O4 O5 O6 O7 O8 O9 Slide #2

Lab 7 : 1 of 8 Decoder : The 1 of 8 decoder receives 3 bit data at its inputs (A2, A1, A0) and activates one output (O0, …, O7). It is similar in operation to the 1 of 10 decoder. What makes it different is that it has “ENABLE” inputs (E1, E2, E3). “O0 = 0” when the 3 bit code for 0 is applied at the inputs. All other decoder outputs are not asserted (logic 1). Remember the outputs are active low. 3 Bit “0” “O1 = 0” when the 3 bit code for 1 is applied at the inputs. Here are the remaining responses for 3 bit code for 2 … to … 7. The ENABLE inputs provide a means to enable the decoder to decode 3 bit numbers or else disable the decoder from decoding. All 3 inputs must be asserted (E1=E2=0 and E3=1) in order for the decoder to decode the 3 bit number applied to the inputs. The decoder response can be shown in a table A2 A1 A0O0 O1 O2 O3 O4 O5 O6 O7 O0 A0 A1 A2 1 of 8 Decoder O1 O2 O3 O4 O5 O6 O7 O1 E1 E2 E3 The ENABLE inputs will be described later. For now they will be asserted and overlooked. 5V 3 Bit “1” Bit “2” Bit “3” Bit “4” Bit “5” Bit “6” Bit “7” If any of the 3 enables is not asserted then all outputs =1 regardless of the 3 bit number applied to the inputs. IF E1 =0 & E2=0 & E3=1 X X X IF E1 =1 or E2=1 or E3=0 X = Don’t care … immaterial … 1 or 0! Slide #3

BCD 0 BCD Data O3 O2 O1 O0 A1 A2 A3 A4 A5 A6 A7 A8 A9 X X X X X X X X BCD 9 X X X X X X X BCD 8 X X X X X X BCD 7 X X X X X BCD 6 X X X X BCD 5 X X X BCD 4 X X BCD 3 X BCD BCD 1 X = Don’t care … immaterial … 1 or 0! Lab 7 : 1 of 10 Encoder : The 1 of 10 priority encoder will generate a BCD data code at its outputs (O3, O2, O1, O0) when an input is asserted. The BCD data generated at the output corresponds to the input number which is activated. It is a reverse decoder. O0 1 of 10 Encoder O1 A2 O2 O3 A1 A3 A4 A5 A6 A7 A8 A9 The encoder will generate a BCD 1 when input A1 asserted Activate A1 BCD 1 The encoder will generate a BCD 2 when input A2 asserted Activate A2 BCD 2 Here are the remaining responses for when inputs A3 … to … A9 are asserted Activate A4 BCD Activate A3 BCD Activate A5 BCD Activate A6 BCD Activate A7 BCD Activate A8 BCD Activate A9 BCD 9 There is no A0 input. The encoder generates the BCD code for 0 when no inputs are activated Do not activate any input! BCD 0 This encoder is called a priority encoder. A9 has the highest priority and A1 the lowest. All this means is that the encoder will generate the code for the highest priority input if 2 (or more) inputs are asserted at same time Activate A3 AND Activate A7 The code for BCD 7 is generated because A7 has a higher priority than A3. The encoder response can be shown in a table. Slide #4

Lab 7 : SPST Keypad System : The 1 of 10 priority encoder is typically used to generate BCD data from an SPST keypad (single pole single throw). The system generates the BCD code for the key that is pressed. The SPST keypad consist of 10 switches mounted in a plastic panel. The schematic symbol is circled. S0 Let’s see how the system works if someone holds down button S3 closes and grounds A3. A1, A2, A4, …, A9 stay at logic 1 because of the pull-up resistors. The encoder outputs the data code for Slide #5 3

Control Wave Lab 7 : Control Signal Generator : A counter and a 1 of 4 decoder with active low outputs are combined to create a system that can generate a control waveforms. The analysis begins by drawing the waveforms for the Mod 8 counter. Q0, Q1, Q2 CLK Q0 Q1 Q2 To draw the control waveform it is easy if you remember that the 2 bit data in must be 2 and the Enable must be asserted (active high). Thus output O2 = 0 when A1=1, A0=0 and Enable=1. Draw the control waveform. It is 0 during this time interval only. The control waveform is 1 for all other time intervals. Test yourself: Try to figure out when the Control Waveform would be low if O1 were used in place of O2. Proceed after you have made your decision. O1=0 when En=1, A0=1, A1=0 Slide #6 O0 A0 A1 1 of 4 Decoder O1 O2 O3 O1 EnableQ0 Mod 8 Counter O1 Q2 O1Q1 >Clk Control Waveform En. A0 A