NextPrevious Main Objective: A comparison between single-edge-triggered Flip-Flop(SET FF) and double edge triggered Flip-Flop based Bit-serial adder in.

Slides:

Advertisements

Similar presentations

Transmission Gate Based Circuits

Advertisements

Chapter 4: Combinational Logic

Synchronous Counters with SSI Gates

Lecture 23: Registers and Counters (2)

Registers and Counters

Dynamic and Leakage Power Reduction in MTCMOS Circuits Using an Automated Efficient Gate Clustering Technique Mohab Anis, Shawki Areibi *, Mohamed Mahmoud.

Registers and Counters. Register Register is built with gates, but has memory. The only type of flip-flop required in this class – the D flip-flop – Has.

Datorteknik DigitalCircuits bild 1 Combinational circuits Changes at inputs propagate at logic speed to outputs Not clocked No internal state (memoryless)

Pass Transistor Logic. Agenda  Introduction  VLSI Design methodologies  Review of MOS Transistor Theory  Inverter – Nucleus of Digital Integrated.

Dr. ClincyLecture1 Appendix A – Part 2: Logic Circuits Current State or output of the device is affected by the previous states Circuit Flip Flops New.

EKT 124 / 3 DIGITAL ELEKTRONIC 1

1 Lecture 28 Timing Analysis. 2 Overview °Circuits do not respond instantaneously to input changes °Predictable delay in transferring inputs to outputs.

Assume array size is 256 (mult: 4ns, add: 2ns)

Dynamic Scan Clock Control In BIST Circuits Priyadharshini Shanmugasundaram Vishwani D. Agrawal

EE42/100 Fall 2005 Prof. Fearing 1 Week 12/ Lecture 22 Nov. 17, Overview of Digital Systems 2.CMOS Inverter 3.CMOS Gates 4.Digital Logic 5.Combinational.

Overview Logic Combinational Logic Sequential Logic Storage Devices SR Flip-Flops D Flip Flops JK Flip Flops Registers Addressing Computer Memory.

Die-Hard SRAM Design Using Per-Column Timing Tracking

11/16/2004EE 42 fall 2004 lecture 331 Lecture #33: Some example circuits Last lecture: –Edge triggers –Registers This lecture: –Example circuits –shift.

11/29/2007ELEC Class Project Presentation1 LOW VOLTAGE OPERATION OF A 32-BIT ADDER USING LEVEL CONVERTERS Mohammed Ashfaq Shukoor ECE Department.

CS 151 Digital Systems Design Lecture 20 Sequential Circuits: Flip flops.

4 Bit Serial to Parallel Data Stream Converter Vinaya Anne Kristy Lypen Michael Scheel Victor Zavaleta Vinaya Anne Kristy Lypen Michael Scheel Victor Zavaleta.

ENGIN112 L26: Shift Registers November 3, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 26 Shift Registers.

Midterm Wednesday Chapter 1-3: Number /character representation and conversion Number arithmetic CMOS logic elements Combinational logic elements and design.

ETE Digital Electronics

Registers and Counters

Transmission gate latches. MSL with unprotected input (Gerosa et al. 1994), Copyright © 1994 IEEE.

OCIECE Winter 2002 High-Speed Low-power VLSI New Single-Clock CMOS Latches and FlipFlips with improved Speed and Power [2] & A New True-Single-Phase-Clocked.

Digital Integrated Circuits© Prentice Hall 1995 Sequential Logic SEQUENTIAL LOGIC.

Micropipeline design in asynchronous circuit Wilson Kwan M.A.Sc. Candidate Ottawa-Carleton Institute for Electrical & Computer Engineering (OCIECE) Carleton.

Power Saving at Architectural Level Xiao Xing March 7, 2005.

1 Registers and Counters A register consists of a group of flip-flops and gates that affect their transition. An n-bit register consists of n-bit flip-flops.

CS1104 – Computer Organization Aaron Tan Tuck Choy School of Computing National University.

1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University

Low Power Architecture and Implementation of Multicore Design Khushboo Sheth, Kyungseok Kim Fan Wang, Siddharth Dantu ELEC6270 Low Power Design of Electronic.

CENT-113 Digital Electronics 1 Flip Flops TI Type 502 Flip Flop: 1st production IC in 1960.

Digital Integrated Circuits© Prentice Hall 1995 Sequential Logic SEQUENTIAL LOGIC.

Low Power – High Speed MCML Circuits (II)

A 1-V 2.4-GHz Low-Power Fractional-N Frequency Synthesizer with Sigma-Delta Modulator Controller 指導教授 : 林志明教授學生 : 黃世一 Shuenn-Yuh Lee; Chung-Han Cheng;

ENG241 Digital Design Week #8 Registers and Counters.

Sequential Design Basics. Lecture 2 topics  A review of devices that hold state A review of Latches A review of Flip-Flops 8/22/2012 – ECE 3561 Lect.

REGISTER A register is a group of flip-flops. Each flip- flop is capable of storing one bit of informa tion. An n-bit register consists of a group of.

Abdullah Said Alkalbani University of Buraimi

Computer Architecture and Organization Unit -1. Digital Logic Circuits – Logic Gates – Boolean Algebra – Map Simplification – Combinational Circuits –

MicroComputer Engineering DigitalCircuits slide 1 Combinational circuits Changes at inputs propagate at logic speed to outputs Not clocked No internal.

Other Logic Implementations

Patricia Gonzalez Divya Akella VLSI Class Project.

Class Report 林常仁 Low Power Design: System and Algorithm Levels.

Class Report 何昭毅 : Voltage Scaling. Source of CMOS Power Consumption  Dynamic power consumption  Short circuit power consumption  Leakage power consumption.

Digital System Clocking: High-Performance and Low-Power Aspects Vojin G. Oklobdzija, Vladimir M. Stojanovic, Dejan M. Markovic, Nikola M. Nedovic Wiley-Interscience.

Modular sequential logic Use latches, flip-flops and combinational logic –Flip-flops usually grouped to form a register Shift registers –n bits {x n …x.

Adiabatic Technique for Energy Efficient Logic Circuits Design

1 Computer Organization Wireless & Mobile Networks Lab Li-hua Dong

LATCHED, FLIP-FLOPS,AND TIMERS

Summary Latch & Flip-Flop

Combinational circuits

Flip-Flops and Related Devices

Low Power Very Fast Dynamic Logic Circuits

Sequential Logic Counters and Registers

Basics of digital systems

INTRODUCTION Overview of Shift Registers

DR S. & S.S. GHANDHY ENGINEENRING COLLEGE

Introduction to Sequential Logic Design

Shift Registers.

Digital System Design Review.

Latches and Flip-flops

Number Systems and Circuits for Addition

FIGURE 1: SERIAL ADDER BLOCK DIAGRAM

Low Power Digital Design

Presentation transcript:

NextPrevious Main Objective: A comparison between single-edge-triggered Flip-Flop(SET FF) and double edge triggered Flip-Flop based Bit-serial adder in terms of power and speed.

NextPrevious Project states: Literature and investigations. Choosing a suitable DETFF. Bit serial adder circuit construction. Power preliminary comparisons. Comments & next steps.

NextPrevious Choosing a DET FF outb M2 M1 M3 M4 M5 M6 M11 M8 M7 M9 M10 M12 M16 M13 M14 M15 PLO NLO In  SN/SP-BAL-CS Dynamic DET FF clk D QQ Static DET FF clk DA X Q

NextPrevious Conventional not-fully-pipelined bit-serial adder [1] A sum output every clock cycle [1]. Single edge triggered based activity.  C n+1 1D C1 1D C1 1D C1 1D C1 CnCn C n+1 C7C7 C6C6 C3C3 C0C0 C5C5 C4C4 C1C1 C2C2 S3S3 S2S2 S1S1 S0S0 S7S7 S6S6 S5S5 S4S4 S b a b7b7 b2b2 b6b6 b1b1 b0b0 b5b5 b4b4 b3b3 a7a7 a6a6 a3a3 a2a2 a1a1 a0a0 a5a5 a4a4

NextPrevious b 3, b 2, b 1, b 0 Dual edge triggered FF-based bit-serial adder [2] Output every half clock cycle under a 50% duty cycle restriction. 4 Mux’s were added 1D C1 1D C a 3, a 2, a 1, a 0 1D C1 1D C D C1 1D C D C1 1D C o o o o ADD cy 1            [2]

NextPrevious Preliminary power comparison results Aggressive sizing is needed to push the speed of the FF and the circuit. Moving forward with the frequency is bounded by the adder circuit and the correct functionality of the DETFF. (I might need to switch to dynamic DETFF.) Low power will be the first priority. A repetitive architecture (parallelism=> f/4) could be a good approach to lower VDD while maintaining the same throughput. 194 uw 92 uw 116 uw

NextPrevious 1D C1 1D C1 1D C1 1D C1 1D C1 o o 1D C1 o o ADD a 3, a 2, a 1, a 0 b 3, b 2, b 1, b 0  cy cy                 cy 1  cy 1D C1 1D C1 ADD    

NextPrevious [1] J. Yuan and C. Svensson, “High-Speed CMOS Circuit Technique,” IEEE J. Solid-State Circuits, vol. 24, no.1, pp.62-70, Feb [2] J. Yuan and C. Svensson, “New Single-Clock CMOS Latches and Flipflops with Improved Speed and Power Savings,” IEEE J. Solid-State Circuits, vol. 32, no.1, pp.62-69, Jan [3] W. M. Chung and M. Sachdev, “A Comparative Analysis of Dual Edge Triggered Flip-Flops,” [4] R.P. Llopis and M. Sachdev, “Low Power, Testable Dual Edge Triggered FlipFlops”, International on Low Power Electronics and Design, 1996, pp [5] A.G.M. Strollo, E. Napoli, and C. Cimino, “Analysis of Power Dissipation in Double Edge-Triggered Flip-Flops,” IEE Trans. On VLSI Systems, Vol. 8, no.5, Oct References

NextPreviousReferences [6] S.M.M. Mishra, S.S.Rofail and K.S.Yeo, “Design of High Performance [7] Double Edge-Triggered Flip-Flops,” IEEE Proc. Circuits Devices Syst., Vol.147, no.5, Oct [8] Dual edge clocking schemes and alternate edge clocking J.Knight.