NCKU CSIE EDALAB Shang-Tsung Yu, Sheng-Han Yeh, and Tsung-Yi Ho Electronic Design Automation Laboratory.

Slides:



Advertisements
Similar presentations
Optimal Bus Sequencing for Escape Routing in Dense PCBs H.Kong, T.Yan, M.D.F.Wong and M.M.Ozdal Department of ECE, University of Illinois at U-C ICCAD.
Advertisements

THERMAL-AWARE BUS-DRIVEN FLOORPLANNING PO-HSUN WU & TSUNG-YI HO Department of Computer Science and Information Engineering, National Cheng Kung University.
Constraint Driven I/O Planning and Placement for Chip-package Co-design Jinjun Xiong, Yiuchung Wong, Egino Sarto, Lei He University of California, Los.
A Field-Programmable Pin-Constrained Digital Microfluidic Biochip Dan Grissom and Philip Brisk University of California, Riverside Design Automation Conference.
A Graph-Partitioning-Based Approach for Multi-Layer Constrained Via Minimization Yih-Chih Chou and Youn-Long Lin Department of Computer Science, Tsing.
1 Advancing Supercomputer Performance Through Interconnection Topology Synthesis Yi Zhu, Michael Taylor, Scott B. Baden and Chung-Kuan Cheng Department.
A Novel Cell Placement Algorithm For Flexible TFT Circuit With Mechanical Strain And Temperature Consideration Jiun-Li Lin, Po-Hsun Wu, and Tsung-Yi Ho.
Optimal Testing of Digital Microfluidic Biochips: A Multiple Traveling Salesman Problem R. Garfinkel 1, I.I. Măndoiu 2, B. Paşaniuc 2 and A. Zelikovsky.
Paul Falkenstern and Yuan Xie Yao-Wen Chang Yu Wang Three-Dimensional Integrated Circuits (3D IC) Floorplan and Power/Ground Network Co-synthesis ASPDAC’10.
Coupling-Aware Length-Ratio- Matching Routing for Capacitor Arrays in Analog Integrated Circuits Kuan-Hsien Ho, Hung-Chih Ou, Yao-Wen Chang and Hui-Fang.
Droplet-Aware Module-Based Synthesis for Fault-Tolerant Digital Microfluidic Biochips Elena Maftei, Paul Pop, and Jan Madsen Technical University of Denmark.
Computer-Aided Design for Microfluidic Chips Based on Multilayer Soft Lithography Nada Amin 1, William Thies 2, Saman Amarasinghe 1 1 Massachusetts Institute.
Addressing Optimization for Loop Execution Targeting DSP with Auto-Increment/Decrement Architecture Wei-Kai Cheng Youn-Long Lin* Computer & Communications.
Memory-Efficient Regular Expression Search Using State Merging Department of Computer Science and Information Engineering National Cheng Kung University,
A Scheduling and Routing Algorithm for DMFS Ring Layouts with Bus-phase Addressing Megha Gupta Srinivas Akella.
Tabu Search-Based Synthesis of Dynamically Reconfigurable Digital Microfluidic Biochips Elena Maftei, Paul Pop, Jan Madsen Technical University of Denmark.
MGR: Multi-Level Global Router Yue Xu and Chris Chu Department of Electrical and Computer Engineering Iowa State University ICCAD
OpenFlow-Based Server Load Balancing GoneWild Author : Richard Wang, Dana Butnariu, Jennifer Rexford Publisher : Hot-ICE'11 Proceedings of the 11th USENIX.
Area-I/O Flip-Chip Routing for Chip-Package Co-Design Progress Report 方家偉、張耀文、何冠賢 The Electronic Design Automation Laboratory Graduate Institute of Electronics.
1 electrowetting-driven digital microfluidic devices Frieder Mugele University of Twente Physics of Complex Fluids Fahong Li, Adrian Staicu, Florent Malloggi,
NCKU CSIE EDALAB Department of Computer Science and Information Engineering National Cheng Kung University Tainan, Taiwan Tsung-Wei.
Recent Research and Emerging Challenges in the System-Level Design of Digital Microfluidic Biochips Paul Pop, Elena Maftei, Jan Madsen Technical University.
CSE 242A Integrated Circuit Layout Automation Lecture: Partitioning Winter 2009 Chung-Kuan Cheng.
Programmable Microfluidics Using Soft Lithography J.P. Urbanski Advisor: Todd Thorsen Hatsopoulos Microfluidics Lab, MIT January 25/2006.
Are classical design flows suitable below 0.18  ? ISPD 2001 NEC Electronics Inc. WR0999.ppt-1 Wolfgang Roethig Senior Engineering Manager EDA R&D Group.
Packet Classification Using Multi-Iteration RFC Author: Chun-Hui Tsai, Hung-Mao Chu, Pi-Chung Wang Publisher: COMPSACW, 2013 IEEE 37th Annual (Computer.
CAD for Physical Design of VLSI Circuits
Etron Project: Placement and Routing for Chip-Package-Board Co-Design
Low-Power Gated Bus Synthesis for 3D IC via Rectilinear Shortest-Path Steiner Graph Chung-Kuan Cheng, Peng Du, Andrew B. Kahng, and Shih-Hung Weng UC San.
VLSI Physical Design: From Graph Partitioning to Timing Closure Chapter 5: Global Routing © KLMH Lienig 1 EECS 527 Paper Presentation High-Performance.
The Fast Optimal Voltage Partitioning Algorithm For Peak Power Density Minimization Jia Wang, Shiyan Hu Department of Electrical and Computer Engineering.
Univ. of TehranAdv. topics in Computer Network1 Advanced topics in Computer Networks University of Tehran Dept. of EE and Computer Engineering By: Dr.
Path Scheduling on Digital Microfluidic Biochips Dan Grissom and Philip Brisk University of California, Riverside Design Automation Conference San Francisco,
Ping-Hung Yuh, Chia-Lin Yang, and Yao-Wen Chang
SVM-Based Routability-Driven Chip-Level Design for Voltage-Aware Pin-Constraint EWOD Chips Qin Wang 1, Weiran He, Hailong Yao 1, Tsung-Yi Ho 2, Yici Cai.
Tao Lin Chris Chu TPL-Aware Displacement- driven Detailed Placement Refinement with Coloring Constraints ISPD ‘15.
ILP-Based Pin-Count Aware Design Methodology for Microfluidic Biochips Chiung-Yu Lin and Yao-Wen Chang Department of EE, NTU DAC 2009.
Exact routing for digital microfluidic biochips with temporary blockages OLIVER KESZOCZE ROBERT WILLE ROLF DRECHSLER ICCAD’14.
1. Placement of Digital Microfluidic Biochips Using the T-tree Formulation Ping-Hung Yuh 1, Chia-Lin Yang 1, and Yao-Wen Chang 2 1 Dept. of Computer Science.
A SAT-Based Routing Algorithm for Cross-Referencing Biochips Ping-Hung Yuh 1, Cliff Chiung-Yu Lin 2, Tsung- Wei Huang 3, Tsung-Yi Ho 3, Chia-Lin Yang 4,
Johnathan Fiske, *Dan Grissom, Philip Brisk
Escape Routing of Mixed-Pattern Signals Based on Staggered-Pin- Array PCBs K. Wang, H. Wang and S. Dong Department of Computer Science & Technology, Tsinghua.
1 Fast packet classification for two-dimensional conflict-free filters Department of Computer Science and Information Engineering National Cheng Kung University,
Reliability-Oriented Broadcast Electrode- Addressing for Pin-Constrained Digital Microfluidic Biochips Department of Computer Science and Information Engineering.
NCKU CSIE EDALAB Tsung-Wei Huang, Chun-Hsien Lin, and Tsung-Yi Ho Department of Computer Science and Information Engineering.
ILP-Based Inter-Die Routing for 3D ICs Chia-Jen Chang, Pao-Jen Huang, Tai-Chen Chen, and Chien-Nan Jimmy Liu Department of Electrical Engineering, National.
Fast Online Synthesis of Generally Programmable Digital Microfluidic Biochips Dan Grissom and Philip Brisk University of California, Riverside CODES+ISSS.
NCKU CSIE EDALAB Tsung-Wei Huang and Tsung-Yi Ho Department of Computer Science and Information Engineering National Cheng.
1 of 16 April 25, 2006 System-Level Modeling and Synthesis Techniques for Flow-Based Microfluidic Large-Scale Integration Biochips Contact: Wajid Hassan.
A Survey on Interlaken Protocol for Network Applications Department of Computer Science and Information Engineering, National Cheng Kung University, Tainan,
Wajid Minhass, Paul Pop, Jan Madsen Technical University of Denmark
Memory-Efficient and Scalable Virtual Routers Using FPGA Department of Computer Science and Information Engineering, National Cheng Kung University, Tainan,
Fully-integrated microfluidic chips capable of performing DNA amplification from RNA virus, sample transportation, capillary electrophoresis separation,
System in Package and Chip-Package-Board Co-Design
TFA: A Tunable Finite Automaton for Regular Expression Matching Author: Yang Xu, Junchen Jiang, Rihua Wei, Yang Song and H. Jonathan Chao Publisher: ACM/IEEE.
ILP-Based Synthesis for Sample Preparation Applications on Digital Microfluidic Biochips ABHIMANYU YADAV, TRUNG ANH DINH, DAIKI KITAGAWA AND SHIGERU YAMASHITA.
Packet Classification Using Dynamically Generated Decision Trees
Synthesis of Digital Microfluidic Biochips with Reconfigurable Operation Execution Elena Maftei Technical University of Denmark DTU Informatics
Synthesis of Reliable Digital Microfluidic Biochips using Monte Carlo Simulation Elena Maftei, Paul Pop, Florin Popenţiu Vlădicescu Technical University.
Routing-Based Synthesis of Digital Microfluidic Biochips Elena Maftei, Paul Pop, Jan Madsen Technical University of Denmark CASES’101Routing-Based Synthesis.
Dept. of Electronics Engineering & Institute of Electronics National Chiao Tung University Hsinchu, Taiwan ISPD’16 Generating Routing-Driven Power Distribution.
1 Double-Patterning Aware DSA Template Guided Cut Redistribution for Advanced 1-D Gridded Designs Zhi-Wen Lin and Yao-Wen Chang National Taiwan University.
Synthesis of Biochemical Applications on Digital Microfluidic Biochips with Operation Variability Mirela Alistar, Elena Maftei, Paul Pop, Jan Madsen.
1 Placement-Aware Architectural Synthesis of Digital Microfluidic Biochips using ILP Elena Maftei Institute of Informatics and Mathematical Modelling Technical.
2018/4/27 PiDFA : A Practical Multi-stride Regular Expression Matching Engine Based On FPGA Author: Jiajia Yang, Lei Jiang, Qiu Tang, Qiong Dai, Jianlong.
Architecture Synthesis for Cost Constrained Fault Tolerant Biochips
Elena Maftei Technical University of Denmark DTU Informatics
Fault-Tolerant Architecture Design for Flow-Based Biochips
2018/11/19 Source Routing with Protocol-oblivious Forwarding to Enable Efficient e-Health Data Transfer Author: Shengru Li, Daoyun Hu, Wenjian Fang and.
Scalable Memory-Less Architecture for String Matching With FPGAs
Presentation transcript:

NCKU CSIE EDALAB Shang-Tsung Yu, Sheng-Han Yeh, and Tsung-Yi Ho Electronic Design Automation Laboratory Department of Computer Science and Information Engineering National Cheng Kung University Tainan, Taiwan ISPD 2014

NCKU CSIE EDALAB Outline 2 Introduction Problem Formulation Algorithm Experimental Results Conclusions

NCKU CSIE EDALAB Digital Microfluidic Biochips (DMFBs) ․ The architecture of DMFBs  2D microfluidic array: A set of basic cells for biological reactions  Droplets: Biological sample carrier as basic units to perform the laboratory procedures on a DMFB  Reservoirs/dispensing ports: Generate droplets  Optical detectors: Detection of reaction result 3

NCKU CSIE EDALAB Electrowetting-On-Dielectric Chips (EWOD Chips) ․ For EWOD chips, electrodes can be actuated by applying voltage to the electrode. 4 Side view Droplet Bottom plate Top plate Ground electrode Control electrodes Hydrophobic insulation Actuated Droplet Generated electrical field

NCKU CSIE EDALAB 5 Operation of Digital Microfluidics (1/3) Transport 25 cm/s flow rates, order of magnitude

NCKU CSIE EDALAB 6 Operation of Digital Microfluidics (2/3) Splitting/Merging

NCKU CSIE EDALAB 7 Droplet Dispensing Synchronization of many droplets Operation of Digital Microfluidics (3/3)

NCKU CSIE EDALAB Chip-Level Design of EWOD Chips ․ Bottom layer contains conduction wires, electrical pads, and a substrate ․ The routing problem: 2D pin array (routing inner electrodes to outside electrical pads) ․ How to control these electrodes 8 Bottom Layer

NCKU CSIE EDALAB Pin-Constrained EWOD chips ․ Huge number of electrodes in large-scale DMFBs ․ Limited number of ports in external controller ․ Broadcast addressing technique for pin-constrained - Reduce pin count and fabricate cost 9 Pin Count: 12 Pin Count: 5 Electrodes share the same control pin

NCKU CSIE EDALAB X Broadcast Electrode Addressing (1/2) ․ Electrode Actuation Sequence (AS)  An AS represents every status demanded at each time step 1: Actuated term 0: Grounded term X: Don’t care term ․ Share the same control pin  By observing, multiple electrodes can share an identical sequence by replacing X with 1 or X0100X 101XX Compatible time step status of electrode10X01X These electrodes can be merged into the same control pin

NCKU CSIE EDALAB Broadcast Electrode Addressing (2/2) ․ Broadcast addressing constraint  If the actuation sequences are (aren’t) mutually compatible, they can (cannot) be addressed with the same control pin 11 e1e1 e2e2 e3e3 e4e4 e5e5 e6e6 e7e7 e8e8 e9e9 e 10 e 11 e 12 Electrode groups : {e 1, e 2, e 9, e 10 }, {e 3, e 4, e 5, e 8, e 11, e 12 }, {e 6, e 7 } Pin 1 Pin 2 Pin 3 e1e1 e2e2 e3e3 e4e4 e5e5 e6e6 e7e7 e8e8 e9e9 e 10 e 11 e 12 Compatibility graph Clique partition Electrode Compatible

NCKU CSIE EDALAB Reliability Issue (1/2) ․ Arbitrary broadcast addressing will cause huge number of switching times in resulting AS e1e1 e2e2 e3e3 10X0X0 1X0X00 X01X1X e1e1 e2e2 e1e1 e3e3

NCKU CSIE EDALAB Reliability Issue (2/2) ․ Contact angle reduction problem [10]  High switching times will cause contact angle change reduction, and it will decrease the reliability especially in high frequency DMFB. 13 [10] L. Huang, B. Koo, and C. J. Kim, Evaluation of anodic Ta2O5 as the dielectric layer for EWOD devices," IEEE MEMS, pp , Grounded Actuated

NCKU CSIE EDALAB Outline 14 Introduction Problem Formulation Algorithm Experimental Results Conclusions

NCKU CSIE EDALAB Problem Formulation 15

NCKU CSIE EDALAB Outline 16 Introduction Problem Formulation Algorithm Experimental Results Conclusions

NCKU CSIE EDALAB Algorithm 17 ․ The algorithm contains 2 main steps Step 1. Incremental search Step 2. Simultaneous broadcast addressing and routing

NCKU CSIE EDALAB Incremental Search Method (1/4) ․ Lower Bound of Switching Times (BST) eliminate X terms

NCKU CSIE EDALAB Incremental Search Method (2/4) 19 e1e1 e2e2 e3e3 10X0X0 1X0X00 X01X1X (ST=1) S max = 3 S max = (ST=5)

NCKU CSIE EDALAB Incremental Search Method (3/4) 20 Simultaneous broadcast addressing and routing S max += 1 NO YES A feasible solution Feasible solution?

NCKU CSIE EDALAB Incremental Search Method (4/4) 21 high low ST infeasible feasible infeasible

NCKU CSIE EDALAB Simultaneous Broadcast Addressing and Routing (1/2) 22 Main idea: progressive solving Divide the original problem into a set of manageable sub-problems corresponding to a pin-electrode merging : Unaddressed electrodes : Addressed electrodes e8e8 e2e2 e3e3 e4e4 e6e6 e7e7 e1e1 e 10 e9e9 e5e5 e1e1 e2e2 e3e3 e4e4 e8e8 e7e7 e6e6 e5e5 e9e9 e5e5 e1e1 e8e8 e5e5 e8e8 e1e1 e2e2 e3e3 e6e6 e7e7 Set initial pins by a maximal independent set Broadcast addressing and routing e2e2 e3e3 e6e6 e7e7 e4e4 Set an unaddressed electrode as a new pin e4e4 Broadcast addressing and routing e9e9 e9e9 P2P2 P1P1 P3P3 P4P4 P5P5

NCKU CSIE EDALAB Simultaneous broadcast addressing and routing 23 Simultaneous broadcast addressing and routing S max += 1 NO YES A feasible solution Feasible solution? Identify an initial electrode set and address them with individual control pins Find pin-electrode candidates by network flow model NO 1. Trace the resulting flow 2. Routing check and conduct the broadcast addressing and routing Do escape routing and output the solution All electrodes are addressed? YES Simultaneous Broadcast Addressing and Routing (2/2)

NCKU CSIE EDALAB Network Flow Model (1/2) 24 Existed control pins Unaddressed electrodes ‧‧‧ P1P1 P2P2 P n-1 PnPn ST UE 1 UE 2 UE m-1 UE m Capacity = 1 Cost = 0 Capacity = 1 Cost = 0 Capacity = 1 Cost = HPWL-Extension( P i, UE j ) G scc

NCKU CSIE EDALAB Network Flow Model (2/2) ․ HPWL-Extension  The variation of half-perimeter wire length (The variation of half-perimeter of bounding box) 25 Cost = 3 Cost = 0 Using lower routing cost to do the broadcast addressing and routing

NCKU CSIE EDALAB Wire Routing ․ Pin-electrode merge  Only if there is a successful routing between a pin and an electrode, they can be merged 26 e1e1 e2e2 e8e8 routing check P1P1 Two-stage routing check will be conducted one by one from candidates candidate 1 candidate 2 candidate 3

NCKU CSIE EDALAB Wire Routing Check ․ Stage 1: Do wire routing check between existing pin and unaddressed electrode from candidates 27 Drop this pin-electrode merging!

NCKU CSIE EDALAB Escape Routing Check ․ Stage 2: Do escape routing check whenever a wire routing check (stage 1) is successful 28 Drop this pin-electrode merging! Escape routing Wire routing

NCKU CSIE EDALAB Conduct the Merging and Routing Successfully ․ If both the stage 1 and stage 2 checks are approved, conduct the merging and routing immediately 29 e1e1 e2e2 e8e8 routing check P1P1 e8e8 P1P1 e1e1 e2e2 candidate e8e8 conduct routing

NCKU CSIE EDALAB Matching Pairs in Order 30 P1P1 P2P2 P3P3 P4P4 ST UE 1 UE 2 UE 3 UE 4 UE 5 P5P

NCKU CSIE EDALAB Blacklist of Failed Routing Pairs 31 P1P1 P2P2 P3P3 P4P4 ST UE 1 UE 2 UE 3 UE 4 UE 5 P5P5

NCKU CSIE EDALAB Review Algorithm Calculate Lower Bound of Switching Times Set Initial Switching-Constrained Construct Compatibility Graph Select an Initial Pin Set Resulting Flow = 0 ? NO Build MCMF Network Flow Model YES Routing Check, Merge Pins and Electrodes and Conduct Wire Routing Rebuild Compatibility Graph # of Unaddressed Electrodes = 0 ? YES Select an Unaddressed Electrode as a New Pin NO YES Meet Pin- Constrained ? End Switching-Constrained = Switching- Constrained + 1 NO Abandon Current Matching Results 29

NCKU CSIE EDALAB Outline 33 Introduction Problem Formulation Algorithm Experimental Results Conclusions

NCKU CSIE EDALAB Experimental Result (1/3) ․ Environmental Setup  CPU: Intel(R) Core(TM) i GHz  Memory: 8GB DDR  Operating System: Linux Mint 15 Olivia with 64-bits  Programming Language: C++ ․ 5 real-life chips are used for test cases 34 ChipSize#EP max #Time StepBST amino6 X Multiplex15 X PCR15 X Multifunctional15 X DNA preparation13 X

NCKU CSIE EDALAB Experimental Result (2/3) 35 Chip BaselineOurs #PinGR(%)CPU#PinGR(%)CPU amino % %0.15 multiplex % %21.95 PCR % %34.09 multifunctional % %37.62 DNA preparation % %70.78

NCKU CSIE EDALAB Experimental Result (3/3) 36

NCKU CSIE EDALAB Outline 37 Introduction Problem Formulation Algorithm Experimental Results Conclusions

NCKU CSIE EDALAB Conclusions ․ Reliability-driven chip-level design for high-frequency DMFB ․ A network flow based progressive addressing to handle the complex problem ․ The contact angle reduction problem is minimized. 38

NCKU CSIE EDALAB 39

NCKU CSIE EDALAB 40 Appendixes Appendixes Motivation for Microfluidic Biochips ․ Applications: Clinical diagnostics, environmental monitoring, automated drug discovery, etc. Test tubes Automation Integration Miniaturization Robotics Automation Integration Miniaturization nl-pl sample Microfluidics Biochips Automation Integration Miniaturization Higher throughput, minimal human intervention, smaller sample/reagent consumption

NCKU CSIE EDALAB Appendix Appendix Broadcast Electrode Addressing Droplet Spacing High voltage to generate an electrical field 0010XXX time X0010XX XX0010X XXX0010 XXXX001 Wire External controller Actuation sequence 00XXX00XXX 00XXX00XXX pins -> 4 pins Broadcast addressing Electrode 41 impossible

NCKU CSIE EDALAB Appendixes Appendixes CAD Flow (1/2) 42 Sequencing Graph Microfluidic Module Library Design Spec. Architectural-Level Synthesis SchedulingResource Binding O1 O2 ResourceAreaTime Mixer2x2-array7 Mixer1x3-array4 LED1x1 cell10 Storage1x1 cellN/A O3 O4 O5 O6 Store Dispense Store Mix Detection OperationResource O1On-chip O22x2-array O31x1 cell O4LED O51x3-array O61x1 cell Max. Area: 5x5 array Max. Completion Time: 50 seconds O1O3O6 O5 O2 O4

NCKU CSIE EDALAB Appendixes Appendixes CAD Flow (2/2) 43 SchedulingResource Binding OperationResource O1On-chip O22x2-array O31x1 cell O4LED O51x3-array O61x1 cell Placement O2O1 O4O5 O6O3 Physical-Level Synthesis Routing O2O1 O4O5 O6O3 O1O3O6 O5 O2 O4