Fall 2006 1 EE 333 Lillevik 333f06-s3 University of Portland School of Engineering Computer Organization Final Exam Study Final Exam Tuesday, December.

Slides:



Advertisements
Similar presentations
Computer Architecture
Advertisements

COMP375 Computer Architecture and Organization Senior Review.
Control Unit Implemntation
1 ITCS 3181 Logic and Computer Systems B. Wilkinson Slides9.ppt Modification date: March 30, 2015 Processor Design.
Fall EE 333 Lillevik480f05-a3 University of Portland School of Engineering EE 333 Final Exam December 15, 2005 Instructions 1.Print your name, student.
Fall EE 333 Lillevik480f05-a2 University of Portland School of Engineering EE 333 Exam 2 November 10, 2005 Instructions 1.Print your name, student.
Fall EE 333 Lillevik333f06-e2 University of Portland School of Engineering EE 333 Exam 2 November 9, 2006 Instructions 1.Print your name, student.
Fall EE 333 Lillevik333f06-a1 University of Portland School of Engineering EE 333 Exam 1 September 28, 2006 Instructions 1.Print your name, student.
Fall EE 333 Lillevik 333f06-l20 University of Portland School of Engineering Computer Organization Lecture 20 Pipelining: “bucket brigade” MIPS.
331 W08.1Spring :332:331 Computer Architecture and Assembly Language Spring 2006 Week 8: Datapath Design [Adapted from Dave Patterson’s UCB CS152.
1 A few words about the quiz Closed book, but you may bring in a page of handwritten notes. –You need to know what the “core” MIPS instructions do. –I.
Chapter 12 CPU Structure and Function. CPU Sequence Fetch instructions Interpret instructions Fetch data Process data Write data.
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE Computer Organization Lecture 23 - Course.
Preparation for Midterm Binary Data Storage (integer, char, float pt) and Operations, Logic, Flip Flops, Switch Debouncing, Timing, Synchronous / Asynchronous.
Chapter 12 CPU Structure and Function. Example Register Organizations.
Henry Hexmoor1 Chapter 10- Control units We introduced the basic structure of a control unit, and translated assembly instructions into a binary representation.
Class 9.1 Computer Architecture - HUJI Computer Architecture Class 9 Microprogramming.
Chapter 6 Memory and Programmable Logic Devices
Group 5 Alain J. Percial Paula A. Ortiz Francis X. Ruiz.
Spring EE 437 Lillevik 437s06-l8 University of Portland School of Engineering Advanced Computer Architecture Lecture 8 Project 3: memory agent Programmed.
CHAPTER 3 TOP LEVEL VIEW OF COMPUTER FUNCTION AND INTERCONNECTION
Lecture 16 Today’s topics: –MARIE Instruction Decoding and Control –Hardwired control –Micro-programmed control 1.
Fall EE 333 Lillevik 333f06-l7 University of Portland School of Engineering Computer Organization Lecture 7 ALU design MIPS data path.
CS1104 – Computer Organization PART 2: Computer Architecture Lecture 12 Overview and Concluding Remarks.
Fall EE 333 Lillevik 333f06-l8 University of Portland School of Engineering Computer Organization Lecture 8 Detailed MIPS datapath Timing overview.
Chapter 8 CPU and Memory: Design, Implementation, and Enhancement The Architecture of Computer Hardware and Systems Software: An Information Technology.
Fall EE 333 Lillevik 333f06-l21 University of Portland School of Engineering Computer Organization Lecture 21 Subroutines, stack Interrupts, service.
Fall EE 333 Lillevik333f06-s1 University of Portland School of Engineering Computer Organization Study Guide 1 Exam 1 Thursday, September 28 Closed.
1 Control Unit Operation and Microprogramming Chap 16 & 17 of CO&A Dr. Farag.
Fall EE 333 Lillevik 333f06-l23 University of Portland School of Engineering Computer Organization Lecture 23 RAID Input/output design RS232 serial.
Exam 2 Review Two’s Complement Arithmetic Ripple carry ALU logic and performance Look-ahead techniques Basic multiplication and division ( non- restoring)
Exam Format  105 Total Points  25 Points Short Answer  20 Points Fill in the Blank  15 Points T/F  45 Points Multiple Choice  The above are approximations.
Fall EE 333 Lillevik 333f06-s2 University of Portland School of Engineering Computer Organization Study Guide 2 Exam 2 Thursday, November 9 Closed.
Overview von Neumann Architecture Computer component Computer function
EE 3755 Datapath Presented by Dr. Alexander Skavantzos.
CS 1308 Exam 2 Review. Exam Format 110 Total Points 24 Points Short Answer 28 Points Fill in the Blank 16 Points T/F 36 Points Multiple Choice The above.
Processor Memory Processor-memory bus I/O Device Bus Adapter I/O Device I/O Device Bus Adapter I/O Device I/O Device Expansion bus I/O Bus.
Fall EE 333 Lillevik 333f06-l18 University of Portland School of Engineering Computer Organization Lecture 18 IF, ID, R-type microprogramming Exam.
Spring EE 437 Lillevik 437s06-l5 University of Portland School of Engineering Advanced Computer Architecture Lecture 5 Slave bus agent ROM example.
Fall EE 333 Lillevik 333f06-l22 University of Portland School of Engineering Computer Organization Lecture 22 Project 6 Hard disk drive Bus arbitration.
Control units In the last lecture, we introduced the basic structure of a control unit, and translated our assembly instructions into a binary representation.
COSC 3330/6308 Second Review Session Fall Instruction Timings For each of the following MIPS instructions, check the cycles that each instruction.
Types of Micro-operation  Transfer data between registers  Transfer data from register to external  Transfer data from external to register  Perform.
Controller Implementation
CS161 – Design and Architecture of Computer Systems
CS161 – Design and Architecture of Computer Systems
EE 333 Exam 1 September 29, 2005 Answers Instructions Name Student ID
Systems Architecture I
Micro-programmed Control Unit
CS/COE0447 Computer Organization & Assembly Language
Design of the Control Unit for Single-Cycle Instruction Execution
Pipelining: Advanced ILP
Computer Architecture
Basic Processing Unit Unit- 7 Engineered for Tomorrow CSE, MVJCE.
The Multicycle Implementation
A Multiple Clock Cycle Instruction Implementation
Systems Architecture II
Processor Organization and Architecture
The Multicycle Implementation
Systems Architecture I
The Processor Lecture 3.1: Introduction & Logic Design Conventions
Guest Lecturer TA: Shreyas Chand
October 24 Programming problems? Read Section 6.1 for November 5
Instruction Execution Cycle
Control units In the last lecture, we introduced the basic structure of a control unit, and translated our assembly instructions into a binary representation.
Multi-Cycle Datapath Lecture notes from MKP, H. H. Lee and S. Yalamanchili.
Systems Architecture I
Computer Organization Lecture 19
CS161 – Design and Architecture of Computer Systems
Advanced Computer Architecture Lecture 3
Presentation transcript:

Fall EE 333 Lillevik 333f06-s3 University of Portland School of Engineering Computer Organization Final Exam Study Final Exam Tuesday, December 12 1:30P – 3:30P Closed Book

Fall EE 333 Lillevik 333f06-s3 University of Portland School of Engineering Skills Explain the five major components of a computer and what they do Convert between decimal, binary, hex Describe the MIPS programmer’s view Explain the key MIPS features Given memory contents, find a specific byte or word

Fall EE 333 Lillevik 333f06-s3 University of Portland School of Engineering Skills Write a MIPS assembly program segment for a mathematical expression Write a MIPS assembly program segment for a loop Explain the difference between an assembly language instruction and a machine language instruction

Fall EE 333 Lillevik 333f06-s3 University of Portland School of Engineering Skills Convert between an effective address and a target address Explain the two passes of an assembler Describe the R, I, and J-format instructions and their fields Convert an assembly language statement to its machine language representation

Fall EE 333 Lillevik 333f06-s3 University of Portland School of Engineering Skills Determine the mode and select input values for an LS181 for a specific function Design a 16-bit ALU using the LS181 part Design a logical shifter both left and right Design a 16-to-32 bit sign extender circuit Find the register and/or immediate values for the MIPS datapath and an instruction

Fall EE 333 Lillevik 333f06-s3 University of Portland School of Engineering Skills Define: program counter, register file, instruction memory, data memory Identify the number of clocks for the multi- cycle datapath and an instruction Calculate the F max for the MIPS datapath

Fall EE 333 Lillevik 333f06-s3 University of Portland School of Engineering Skills Describe the organization (key components) of the MIPS datapath: shared memory, ALU, registers, memory Explain the five MIPS instruction steps and what they do (IF, ID, EX, MEM, WB) Identify instruction steps on a timing diagram

Fall EE 333 Lillevik 333f06-s3 University of Portland School of Engineering Skills Determine the minimum clock period for synchronous system: T > T prop + T comb + T set Find F max for a computer system Explain an optimistic action Describe the function of the MIPS control signals

Fall EE 333 Lillevik 333f06-s3 University of Portland School of Engineering Skills Determine the MIPS control signals for: –Instruction fetch –Instruction decode, register read, and optimistic branch address –R-type execution and register write back

Fall EE 333 Lillevik 333f06-s3 University of Portland School of Engineering Skills Determine the MIPs control signals for: –Memory reference Effective address Memory access (write for store, read for load) Register write back (for load) –Beq execution –Jump execution

Fall EE 333 Lillevik 333f06-s3 University of Portland School of Engineering Skills Design a PC with the LS161 List the MIPS state transitions for a set of instructions Describe the organization (key components) of the MDP16 datapath Convert between MDP16 assembly and machine instructions

Fall EE 333 Lillevik 333f06-s3 University of Portland School of Engineering Skills Design a register file and determine the timing diagram Explain the goals of a memory hierarchy and the cost-capacity-speed relationships Describe the Principle of Locality Define the characteristics of ROM and RAM components

Fall EE 333 Lillevik 333f06-s3 University of Portland School of Engineering Skills Design a ROM and RAM memory system and determine the timing diagram For a memory system, find the length and width of memory components Explain how main memory relates to a direct-mapped cache

Fall EE 333 Lillevik 333f06-s3 University of Portland School of Engineering Skills Find the cache contents for a sequence of CPU writes Determine cache hit/miss for a sequence of CPU reads Calculate memory system average latency given hit rate and main/cache memory latencies

Fall EE 333 Lillevik 333f06-s3 University of Portland School of Engineering Skills Apply the expression for average latency to different memory designs Explain the performance advantage of write-back cache Determine if cache write-back is required for a sequence of CPU writes Explain how set associative cache operates

Fall EE 333 Lillevik 333f06-s3 University of Portland School of Engineering Skills Compare the MIPS and MDP16 datapaths Describe the architecture and implementation options for a computer control unit Explain the advantages of microprogramming and the general steps Describe the function of the MDP16 control signals

Fall EE 333 Lillevik 333f06-s3 University of Portland School of Engineering Skills List the MDP16 control signals to assert for a given operation Find the number of microinstructions for an instruction (same as number of clocks) Determine and interpret the instruction state diagram Microprogram the MDP16 IF, ID steps

Fall EE 333 Lillevik 333f06-s3 University of Portland School of Engineering Skills Microprogram the MDP16 R-type, I-type, and J-type instructions, interpret the logic trace Explain how to use the MicroAsm program Design a memory system with ROM and RAM, interpret the logic trace Describe how to pipeline the MIPS computer Find the speedup of a pipelined device

Fall EE 333 Lillevik 333f06-s3 University of Portland School of Engineering Skills Show how to modify a controller to support a pipeline Write a subroutine using the jal and jr instructions Explain how an interrupt works and why they are used Describe an interrupt service routine (ISR)

Fall EE 333 Lillevik 333f06-s3 University of Portland School of Engineering Skills Find the bandwidth, B/s, of a bus Solve a problem relating the bus rate, size of data, time to transfer information –Data bus –Disk drive –I/O device Explain the key features of a disk: cylinder, head, sector, platter, track, arm, spindle

Fall EE 333 Lillevik 333f06-s3 University of Portland School of Engineering Skills Find disk average rotational latency, s Explain the role of bus agents: master, slave Define bus cycle: arbitration, address, data, response Design a serial, parallel bus arbiter List the goals of a RAID system and explain how it works

Fall EE 333 Lillevik 333f06-s3 University of Portland School of Engineering Skills Design an I/O agent and interpret the logic trace –Decoding –Reads, writes –Tri-state bus Explain how an RS232 device works and is programmed

Fall EE 333 Lillevik 333f06-s3 University of Portland School of Engineering Skills Explain the disadvantages of programmed I/O (busy waits) Explain how direct memory access works –Controller –Interrupt service routine Describe virtual address and physical address Determine the values of a page table

Fall EE 333 Lillevik 333f06-s3 University of Portland School of Engineering Skills Explain how the OS handles a page fault Find the average access time of a memory and disk drive system Describe how a Translation Lookaside Buffer (TLB) improves virtual memory

Fall EE 333 Lillevik 333f06-s3 University of Portland School of Engineering

Fall EE 333 Lillevik 333f06-s3 University of Portland School of Engineering Test Preparation Study in small groups –Focus on lecture and in-class problems –With serious students, some of same level –Go over problems, set them up, do not number crunch –Leave beer in refrigerator until done Make up a crib sheet: even though not allowed Don’t stay up all night, get good sleep

Fall EE 333 Lillevik 333f06-s3 University of Portland School of Engineering Test Preparation Set up a backup for your alarm clock Eat breakfast, lunch, dinner Arrange alternate transportation to campus Bring everything you need for the exam –Pencils –Erasers

Fall EE 333 Lillevik 333f06-s3 University of Portland School of Engineering Taking the test Put your name and student number on exam Read over the exam before writing Read each problem carefully, understand what was asked Show your work –Provide enough detail –Don’t do problem “in your head”

Fall EE 333 Lillevik 333f06-s3 University of Portland School of Engineering Taking the test Think partial credit –Put something down for each question –If you are unclear, write down what you might do to solve the problem Stay in motion, budget your time –Work on a problem until you get stuck –Give it a couple more minutes, then move on –Return to the problem later

Fall EE 333 Lillevik 333f06-s3 University of Portland School of Engineering Taking the test Keep your work legible If you don’t understand a problem, ask the instructor Don’t panic –If you find yourself sweating, hyperventilating, take a break –Take a few deep breaths, stretch –Then return to the exam

Fall EE 333 Lillevik 333f06-s3 University of Portland School of Engineering Taking the test Check your exam at the end –Did you answer every question & part? –Do your answers seem reasonable? –Do your answers check out? Hand in your paper when time is called