Analysis of Clocked Sequential Circuits

Slides:



Advertisements
Similar presentations
ENGIN112 L23: Finite State Machine Design Procedure October 27, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 23 Finite State Machine.
Advertisements

STATE DIAGRAM AND STATE TABLES
Lecture #24 Page 1 EE 367 – Logic Design Lecture #24 Agenda 1.State Machines Review Announcements 1.n/a.
Sequential Circuits Storage elements
State-machine structure (Mealy)
Synchronous Sequential Logic
State Machine Design Procedure
Review for Exam 2 Using MUXs to implement logic
L7 – Derivation of State Graphs and Tables – Moore Machines.
Verilog. 2 Behavioral Description initial:  is executed once at the beginning. always:  is repeated until the end of simulation.
Counters. In class excercise How to implement a “counter”, which will count as 0,3,1,4,5,7,0,3,1,…… Q2Q1Q0D2D1D
Give qualifications of instructors: DAP
Digital Electronics Chapter 5 Synchronous Sequential Logic.
Circuits require memory to store intermediate data
Sequential Circuit Analysis & Design Dr. Aiman H. El-Maleh Computer Engineering Department King Fahd University of Petroleum & Minerals Dr. Aiman H. El-Maleh.
CS 151 Digital Systems Design Lecture 21 Analyzing Sequential Circuits.
Unit 13 Analysis of Clocked Sequential Circuits Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information.
CS 151 Digital Systems Design Lecture 37 Register Transfer Level
CS 151 Digital Systems Design Lecture 25 State Reduction and Assignment.
ECE 331 – Digital System Design
6/12/20151 Sequence Detectors Lecture Notes – Lab 4 Sequence detection is the act of recognizing a predefined series of inputs A sequence detector is a.
Give qualifications of instructors: DAP
ECE 301 – Digital Electronics Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #17)
ECE 331 – Digital Systems Design Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #19)
ENGIN112 L25: State Reduction and Assignment October 31, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 25 State Reduction and Assignment.
Lecture 14 Flip-Flops Section Schedule 3/24MondayAnalysis of clocked sequential circuit (1),5.5 3/26WednesdayAnalysis of clocked sequential circuit.
Sequential Logic in Verilog
ECE 331 – Digital Systems Design Sequential Logic Circuits: FSM Design (Lecture #20)
1 COMP541 State Machines Montek Singh Feb 8, 2012.
State Machines.
Unit 14 Derivation of State Graphs
Lecture 18 More Moore/Mealy machines.
L6 – Derivation of State Graphs and Tables. State Graphs and Tables  Problem Statement translation To State Graphs To State Tables  Ref: text : Unit.
Chapter 8 -- Analysis and Synthesis of Synchronous Sequential Circuits.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 5 – Sequential Circuits Logic and Computer.
Module : FSM Topic : types of FSM. Two types of FSM The instant of transition from the present to the next can be completely controlled by a clock; additionally,
Introduction to State Machine
Counters. In class excercise How to implement a “counter”, which will count as 0,3,1,4,5,7,0,3,1,…… Q2Q1Q0D2D1D
DLD Lecture 26 Finite State Machine Design Procedure.
Digital Logic Design.
Sequential Circuit: Analysis BIL- 223 Logic Circuit Design Ege University Department of Computer Engineering.
Analysis and Synthesis of Synchronous Sequential Circuits A “synchronizing” pulse/edge signal (clock) controls the operation of the memory portion of the.
1 State Reduction Goal: reduce the number of states while keeping the external input-output requirements unchanged. State reduction example: a: input 0.
Digital System Design using VHDL
CEC 220 Digital Circuit Design Mealy and Moore State Machines Friday, March 27 CEC 220 Digital Circuit Design Slide 1 of 16.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.
Introduction to Sequential Logic Design Finite State-Machine Analysis.
EMT 351/4 DIGITAL IC DESIGN Verilog Behavioral Modeling  Finite State Machine -Moore & Mealy Machine -State Encoding Techniques.
Sequential Networks and Finite State Machines
Introduction to Sequential Logic Design
ANALYSIS OF SEQUENTIAL CIRCUITS
CS 352 Introduction to Logic Design
FIGURE 5.1 Block diagram of sequential circuit
Digital Design Lecture 9
ECE 301 – Digital Electronics
332:437 Lecture 12 Finite State Machine Design
CENG 241 Digital Design 1 Lecture 11
KU College of Engineering Elec 204: Digital Systems Design
ECE 3130 – Digital Electronics and Design
FSM MODELING MOORE FSM MELAY FSM. Introduction to DIGITAL CIRCUITS MODELING & VERIFICATION using VERILOG [Part-2]
KU College of Engineering Elec 204: Digital Systems Design
DESIGN OF SEQUENTIAL CIRCUITS
Instructor: Alexander Stoytchev
Dr. Tassadaq Hussain Introduction to Verilog – Part-3 Expressing Sequential Circuits and FSM.
Sequential Design Example
The Verilog Hardware Description Language
SYEN 3330 Digital Systems Chapter 6 – Part 3 SYEN 3330 Digital Systems.
Instructor: Alexander Stoytchev
Instructor: Alexander Stoytchev
Outline Registers Counters 5/11/2019.
Presentation transcript:

Analysis of Clocked Sequential Circuits

Example of a Sequential Circuit D flip-flops

Example: Start with A=0, B=0, x=0. A(next)=0 B(next)=0 Y(next)=0

What are A(next), B(next) and y(next) given that A=1, B=1 and X=1? D flip-flops

Alternate State Table

State Diagram Each circle is a state When x=1, y=0.

State Diagram Each circle is a state When x=0, y=1.

Detects 0 in the bit stream of data Output is a 0 as long as input is a 1. The first 0 after a string of 1 transfers the circuit back to 00.

Summary

Model a Clocked Sequential Circuit with Verilog Use parameter to define constants Form the next state from x and the current state Form the output fork.....join construction S0 S2 S1 S3

Parameter S0 S2 S1 S3 Define states with parameter

Update States S0 S2 S1 S3 If reset is 0, set state to S0. If reset is 1, update state with next_state. S1 S3

Implement the States Using State Diagram

fork....join

Right click to add state and next_state to the waveform shown right

Valid Mealy Output S0 S2 S1 S3

Mealy Glitches Glitiches occur because x changes before the next rising clock edge S0 S2 S1 S3

General Structure of a Mealy Machine Output depends on input as well as the state The circuit is in. (variable: state) Synchronize the input with clock when using Mealy machine.

Moore Machine Output depends on the state, but not the input.

Synthesis of Sequential Circuit Start with a state diagram Assign Binary Values to the States

State Diagram for Sequence Detector Problem statement: Design a circuit that detects a sequence of three or more consecutive 1’s in a string of bits coming through an input line

State Diagram of the Word Description Start with S0. if input is 0, stay in S0. if input is 1, go to S1. Once in S1 if input is 1, go to S2. if input is 0, go to S0. Once in S2 if input is 1, go to S3. Once in S3, if input is 1, stay in S3, set output to 1. Output is 1 when the circuit is in S3, 0 otherwise.

Assign Binary Value to the States 1 2 3 4 5 6 7 Use two flip-flops to represent states. Let x be the input And y be the output

Assign Binary Value to the States 1 2 3 4 5 6 7

Circuit Implementation

Sequence Detector Circuit Random Number generator

Measurement Results B A x y clk