April 30, 2014CLBv2, Vidyo Peter Jansweijer Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.

Slides:



Advertisements
Similar presentations
Topic 7 Local Area Networks (LAN)
Advertisements

NetFPGA Project: 4-Port Layer 2/3 Switch Ankur Singla Gene Juknevicius
Computer Networks21-1 Chapter 21. Network Layer: Address Mapping, Error Reporting, and Multicasting 21.1 Address Mapping 21.2 ICMP 21.3 IGMP 21.4 ICMPv6.
21.1 Chapter 21 Network Layer: Address Mapping, Error Reporting, and Multicasting Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction.
1 © 2004, Cisco Systems, Inc. All rights reserved. Chapter 3 Ethernet Technologies/ Ethernet Switching/ TCP/IP Protocol Suite and IP Addressing.
Protocol Configuration in Horner OCS
Internal Logic Analyzer Final presentation-part A
June 11, 2014CLBv2, Vidyo Peter Jansweijer Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
October 8, 2014CLBv2, Vidyo Peter Jansweijer Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
Timing calibration using WR P.Kooijman. Fibre network Had a PRR of the network Comments reasonably positive Complicated system Build a full testbench.
21.1 Chapter 21 Network Layer: Address Mapping, Error Reporting, and Multicasting Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction.
Marseille 30 January 2013 David Calvo IFIC (CSIC – Universidad de Valencia) CLB: Current status and development on CLBv2 in Valencia.
P. Jansweijer Nikhef Amsterdam Electronics- Technology October 15, 20091VLVnT-09 Athens Measuring propagation delay over a coded serial communication channel.
February 26, 2014CLBv2, Vidyo Peter Jansweijer Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
August 06, 2014CLBv2, Vidyo Peter Jansweijer Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
Internet Protocols. Address Resolution IP Addresses are not recognized by hardware. If we know the IP address of a host, how do we find out the hardware.
Author Wayne M. Koski EVLA Monitor & Control Hardware PDR March 13, EVLA Monitor and Control Module Interface Board (MIB) Design.
An OLSR implementation, experience, and future design issues.
Laurent Locatelli LHCb CERN Calo commissioning meeting 16th April 2008 Trigger Validation Board PVSS control status 1.
Electrocardiogram (ECG) application operation – Part A Performed By: Ran Geler Mor Levy Instructor:Moshe Porian Project Duration: 2 Semesters Spring 2012.
July 10, 2013KM3NeT, CLBv2 Meeting Peter Jansweijer Mesfin Gebyehu Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
May 29, 2013KM3NeT, CLBv2 Meeting Peter Jansweijer Mesfin Gebyehu Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
September 11-12, 2013KM3NeT, CLBv2 Workshop Valencia Peter Jansweijer Nikhef Amsterdam Electronics- Technology Shore station brainstorm 1.
AT91 Memory Interface. 2 Features –Up to 8 programmable chip select lines –Remap Command allows dynamic exception vectors –Glue-less for both 8-bit and.
December 04, 2013KM3NeT, CLBv2 Vidyo Peter Jansweijer Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
© 2007 Cisco Systems, Inc. All rights reserved.Cisco Public 1 Ethernet Network Fundamentals – Chapter 9.
January 28, 2015CLBv2, Vidyo Peter Jansweijer Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
(*) Design (VHDL) (*) Verification (System Verilog) Presented by: Omer Shaked Beeri Schreiber The SPI Project
August 22, 2013KM3NeT, CLBv2 Meeting Peter Jansweijer Mesfin Gebyehu Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
July, IFIC (CSIC – Universidad de Valencia) CLB: MULTIBOOT 1.
Precise measurement of physical link delay 802.1as, IEEE 802 plenary Lu Huang
January 28-30, 2014KM3NeT, Electronics Workshop A‘dam Peter Jansweijer Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
Nanobeacon test (Could the Nanobeacon be used to extract the PPS signal from the DOM once closed?): Signal 1 (yellow).- Nanobeacon trigger signal derived.
NIKHEF 2014 David Calvo IFIC (CSIC – Universidad de Valencia) Time to Digital Converters for KM3NeT Data Readout System.
December 10, 2014CLBv2, Vidyo Peter Jansweijer Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
S.Anvar, V.Gautard, H.Le Provost, F.Louis, K.Menager, Y.Moudden, B.Vallage, E.Zonca, on behalf of the KM3NeT consortium 1 IRFU/SEDI-CEA Saclay F
CSE 331: Introduction to Networks and Security Fall 2000 Instructor: Carl A. Gunter Slide Set 2.
MITSUBISHI 三菱電機 e Changes for the Better 1 Application requirements of Manufacturing System ITC Nse-bu Munaka and Ono Updated on 2008/01/11.
Peter Jansweijer Nikhef Amsterdam Electronics- Technology September 14, 2012KM3NeT, CLBv2 Meeting via EVO KM3NeT CLBv2 1.
29 Oct, 2014 IFIC (CSIC – Universidad de Valencia) CLB: Current status and development.
1 Timing of the calorimeter monitoring signals 1.Introduction 2.LED trigger signal timing * propagation delay of the broadcast calibration command * calibration.
November 2014, Groningen/Dwingeloo, the Netherlands 3rd International VLBI Technology Workshop Peter Jansweijer Nikhef Amsterdam Electronics- Technology.
LM32 DEVELOPMENTS ONGOING WORK ON TDCs AND OTHER ISSUES (LM32) Diego Real David Calvo CLB group online meeting, 27 March
WINLAB Open Cognitive Radio Platform Architecture v1.0 WINLAB – Rutgers University Date : July 27th 2009 Authors : Prasanthi Maddala,
Genova May 2013 Diego Real – David Calvo IFIC (CSIC – Universidad de Valencia) CLBv2 1.
J-W Schmelling Nikhef Amsterdam Electronics- Technology of January PPM-DU optics for KM3NeT Collaboration meeting Marseille PPM-DU: A three.
March 27, 2013KM3NeT, CLBv2 Meeting Peter Jansweijer Mesfin Gebyehu Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
Peter Jansweijer Nikhef Amsterdam Electronics- Technology November 21, 2012KM3NeT, CLBv2 Meeting via EVO KM3NeT CLBv2 1.
3 Dec, 2013 IFIC (CSIC – Universidad de Valencia) CLB: Current status and development.
Firmware and Software for the PPM DU S. Anvar, H. Le Provost, Y.Moudden, F. Louis, E.Zonca – CEA Saclay IRFU – Amsterdam/NIKHEF, 2011 March 30.
May 8, 2013KM3NeT, CLBv2 Meeting Peter Jansweijer Mesfin Gebyehu Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
Peter Jansweijer Nikhef Amsterdam Electronics- Technology September 19, 2012KM3NeT, CLB/DAQ Videocon KM3NeT CLBv2 1.
July 31, 2013KM3NeT, CLBv2 Meeting Peter Jansweijer Mesfin Gebyehu Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
October 29, 2014CLBv2, Vidyo Peter Jansweijer Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
April 10, 2013KM3NeT, CLBv2 Meeting Peter Jansweijer Mesfin Gebyehu Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
September 11-12, 2013KM3NeT, CLBv2 Workshop Valencia Peter Jansweijer Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
P. Jansweijer Nikhef Amsterdam Electronics- Technology Amsterdam July 5-6, 2010KM3NeT: General WPF/L meeting 1 Measuring time offset over a bidirectional.
Off & On Shore Electronics overview KM3Net APC Paris 05 / 09 / 2012 Frédéric LOUIS.
Networking CS 3470, Section 1 Sarah Diesburg
WR & KM3NeT Peter Jansweijer
KM3NeT CLBv2.
PANDA collaboration meeting FEE session
KM3NeT CLBv2.
Networking CS 3470, Section 1 Sarah Diesburg
Sub-nanosecond Time Synchronization Mechanism for Radio Interferometer Array
KM3NeT CLBv2.
PROFIDrive PROFISafe.
Kostas Manolopoulos Tasos Belias
KM3NeT CLBv2.
MULTIBOOT AND SPI FLASH MEMORY
Presentation transcript:

April 30, 2014CLBv2, Vidyo Peter Jansweijer Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1

April 30, 2014CLBv2, Vidyo Peter Jansweijer Nikhef Amsterdam Electronics- Technology Done: ◦ Add AES sources to top level schematic  Newest sources from Antonio in place ◦ Inspect I2C timing issue with Octopus  Done and understood (I2C abort command didn’t check for completion) ◦ Add Multi boot sources to LM32_2 nd and test SPI Flash  Added (had issue with ICAPE2 optimization for Precision) Currently: ◦ Solve 4 ns issue  Solved but not completely understood… ◦ Clock stability test (in cooperation with University of A’dam) ◦ Get experience with measuring calibration parameters (in cooperation with Mar van der Hoek) ◦ Ethernet flow control (PAUSE frames) discussion with 7- Solutions and Athenes. To do list: 2

April 30, 2014CLBv2, Vidyo Peter Jansweijer Nikhef Amsterdam Electronics- Technology Soon: ◦ Add StMachine, TDC sources to top level schematic ◦ Prepare for system test ◦ EMI test Shouldn’t the registers of ICAPE2 in multiboot be readable and writeable in a generic way (mapped on the wishbone bus)? This opens the possibility to use all: 1. Warm Boot Start Address (mboot) 2. Watchdog Timer 3. Boot History Status To do list: 3

April 30, 2014CLBv2, Vidyo Peter Jansweijer Nikhef Amsterdam Electronics- Technology Clock stability tests (cooperate with UVA) 4 10 MHz reference PPS 200 mbps PPS Other data generators Measure long term stability

April 30, 2014CLBv2, Vidyo Peter Jansweijer Nikhef Amsterdam Electronics- Technology Actual asymmetry measurement using WR (measure unknown calibration parameters in cooperation with Mar van der Hoek) Measurement 1 5 Round Trip Time (Rtt from WR GUI): ◦ Rtt(f1) =  +  f1 t1t1  TXM  RXS t2t2  RXM  TXS t4t4 t3t3  f1 (=  MS +  SM )

April 30, 2014CLBv2, Vidyo Peter Jansweijer Nikhef Amsterdam Electronics- Technology Measurement 2 6 Round Trip Time (Rtt from WR GUI): ◦ Rtt(f1) =  +  f2 t1t1  TXM  RXS t2t2  RXM  TXS t4t4 t3t3  f2 (=  MS +  SM )

April 30, 2014CLBv2, Vidyo Peter Jansweijer Nikhef Amsterdam Electronics- Technology Measurement 3 7 Round Trip Time (Rtt from WR GUI): ◦ Rtt(f1) =  +  f1 +  f2 3 equations, 3 unknown => Now calculate: ◦ ◦ f1 ◦ f2 t1t1  TXM  RXS t2t2  RXM  TXS t4t4 t3t3  f1  f2

April 30, 2014CLBv2, Vidyo Peter Jansweijer Nikhef Amsterdam Electronics- Technology Measurement 4 8 t1t1  TXM  RXS t2t2  RXM  TXS t4t4 t3t3  f2 Knowing  f1 and  f2, => calculate SC delay

April 30, 2014CLBv2, Vidyo Peter Jansweijer Nikhef Amsterdam Electronics- Technology Measurement 5 9 Knowing  f1 and  f2, => calculate DC delay EDFA assymetry = DC - SC t1t1  TXM  RXS t2t2  RXM  TXS t4t4 t3t3  f2

April 30, 2014CLBv2, Vidyo Peter Jansweijer Nikhef Amsterdam Electronics- Technology EMScan: EHX kHz-4GHz EMC/EMI problems diagnostic tool Ordered ½ March Lead time 4-6 weeks => Expected beginning of May CLBv2 EMI 10

April 30, 2014CLBv2, Vidyo Peter Jansweijer Nikhef Amsterdam Electronics- Technology Discussion with 7 Solutions (and Athens). Pause implementation on layer-2 using unicast MAC addresses instead of multicast. An important item that popped up: ◦ A DOM that requests pause will halt the broadcast link if PAUSE is implemented on layer-2 (MAC). ◦ This is a “feature” thanks to the broadcast architecture. ◦ DOM pause request should be maskable. Pause request 11

April 30, 2014CLBv2, Vidyo Peter Jansweijer Nikhef Amsterdam Electronics- Technology Backup slides 12

April 30, 2014CLBv2, Vidyo Peter Jansweijer Nikhef Amsterdam Electronics- Technology 13 Accumulated hardware delays ◦ =  TXM +  RXS +  TXS +  RXM Accumulated fiber delays ◦ =  MS +  SM Asymmetry set to 0 for the time being… Trick: 3 Round Trip Time (Rtt from WR GUI) measurement, 2 fibers ◦ Rtt(f1) =  +  f1 ◦ Rtt(f2) =  +  f2 ◦ Rtt(f1+f2) =  +  f1 +  f2 t1t1  TXM  RXS t2t2  RXM  TXS t4t4 t3t3  MS  SM Rtt Actual asymmetry measurement using WR (measure one of the unknown calibration parameters in cooperation with Mar van der Hoek)

April 30, 2014CLBv2, Vidyo Peter Jansweijer Nikhef Amsterdam Electronics- Technology Actual asymmetry measurement using WR (measure one of the unknown calibration parameters) 14 t1t1  TXM  RXS t2t2  RXM  TXS t4t4 t3t3 KC705+SoftPLL WR master WR slave t1t1  TXM  RXS t2t2  RXM  TXS t4t4 t3t3 KC705+SoftPLL WR master WR slave Two measurements on the EDFAs in the node Get hands-on experience