Diagram 1 shows a four wires (w1, w2, w3 & w4) logic circuit.

Slides:

Advertisements

Similar presentations

Truth Tables and Logic Gates. What are Logic Gates? Logic gates are components used in making logic circuits. Each gate has one or more inputs and produces.

Advertisements

Basic Logic Gate Sayed Mahbub Hasan Amiri Dhaka Residential Model College.

Types of Logic Circuits

Boolean rules for simplification Dr. Ahmed Telba.

ECE2030 Introduction to Computer Engineering Lecture 9: Combinational Logic, Mixed Logic Prof. Hsien-Hsin Sean Lee School of Electrical and Computer Engineering.

Chapter 4 Logic Gates and Boolean Algebra. Introduction Logic gates are the actual physical implementations of the logical operators. These gates form.

ECE 331 – Digital System Design Basic Logic Functions, Truth Tables, and Standard Logic Gates.

Gates CS105. Electrical Signals Transmission of data Any electrical signal has a level of voltage – Interpretation of 1s and 0s Generally speaking: –

CIS 6001 Gates Gates are the building blocks for digital circuits Conventions used is high voltage = 1 and ground = 0 Inverter and NOT Gate are two terms.

In a not gate, if the input is on(1) the output is off (0) and vice versa.

In this module you will learn: What the various logic gates do. How to represent logic gates on a circuit diagram. The truth tables for the logic gates.

Welcome to the Real World. What to do ? Input from the mangonel sensors Input expected by the software.

CS 210.  How do we represent data in a computer? ◦ Easy to recognize two conditions:  1. Presence of a voltage – we’ll call this state “1”  2. Absence.

OCR GCSE Computing © Hodder Education 2013 Slide 1 OCR GCSE Computing Chapter 2: Binary Logic.

Introduction Verilog is a HARDWARE DESCRIPTION LANGUAGE (HDL) A hardware description language is a language or means used to describe or model a digital.

 In studying digital integrated circuits, one must start with the simplest group of circuit, the SSIs or Small Scale Integrated Circuits. Since these.

Basic Logic Operations and Standard Logic Gates (Lecture #1) ECE 331 – Digital System Design.

Basic Digital Logic 2 Combinational Logic

Unit 7 Multi-Level Gate Circuits Nand and Nor Gates Fundamentals of Logic Design Roth and Kinny.

Sneha.  Gates Gates  Characteristics of gates Characteristics of gates  Basic Gates Basic Gates  AND Gate AND Gate  OR gate OR gate  NOT gate NOT.

LOGIC GATES. Electronic digital circuits are also called logic circuits because with the proper input, they establish logical manipulation paths. Each.

ACOE1611 Combinational Logic Circuits Reference: M. Mano, C. Kime, “Logic and Computer Design Fundamentals”, Chapter 2.

1 CS 151: Introduction to Digital Design Chapter 2-10 High Impedance Outputs.

CEC 220 Digital Circuit Design Timing Diagrams, MUXs, and Buffers Mon, Oct 5 CEC 220 Digital Circuit Design Slide 1 of 20.

CEC 220 Digital Circuit Design Timing Diagrams, MUXs, and Buffers Friday, February 14 CEC 220 Digital Circuit Design Slide 1 of 18.

CEC 220 Digital Circuit Design Timing Diagrams, MUXs, and Buffers

 Seattle Pacific University EE Logic System DesignSwitchLogic-1 Switches AB A simple on/off switch IF switch is closed THEN light is on + 5V -

CEC 220 Digital Circuit Design NAND/NOR Multi-Level Circuits

Basic Logic Operations and Standard Logic Gates [Lecture:1] Instructor: Sajib Roy Lecturer, ETE, ULAB ETE 204 – Digital Electronics.

S3 INNOVATION ELECTRONICS. LESSON TITLE: ELECTRONICS Learning Intention: To understand when to use different types of logic gates Activity: Building own.

CHAPTER 5 Combinational Logic Analysis

Unit II Fundamentals of Logic Design By Roth and Kinney.

AND Gate Inputs Output Input A (Switch) Input B (Switch) Output Y (Lamp) 0 (Open) 0 (OFF) A B Lamp.

Logic Gates Chapter 5 Subject: Digital System Year: 2009.

Chapter 5 Boolean Algebra and Reduction Techniques 1.

Digital electronics 4–1 Gates and Circuits SANJAYBHAI RAJGURU COLLEGE OF ENGG.

Transistors to Gates © 2011 Project Lead The Way, Inc.Magic of Electrons.

CHAPTER 7 MULTI-LEVEL GATE CIRCUITS / NAND AND NOR GATES

Eng. Mai Z. Alyazji October, 2016

controlling 8 aircraft avionics system using 5 switches

Logic Gates and Boolean Algebra

Logic Gates Practical Objective: to develop an understanding of logic circuits and truth tables.

Lab02 :Logic Gate Fundamentals:

ECE 331 – Digital System Design

EI205 Lecture 5 Dianguang Ma Fall 2008.

Basic Digital Logic.

KS4 Electricity – Electronic systems

KS4 Electricity – Electronic systems

Schematics 201 Lecture Topic: Electrical Symbols

Universal gates.

Logisim Getting Started.

Transistors to Gates Transistors to Gates Gateway To Technology

Discrete Mathematics CS 2610

Lecture 20: Combinatorial Circuits I

Introduction to Wiring Logic Gates

KS4 Electricity – Electronic systems

Gates Type AND denoted by X.Y OR denoted by X + Y NOR denoted by X + Y

ELECTRONIC SYSTEMS Note: There is no compulsory question set on Section 25 of the syllabus. Questions set on topics within Section 25 are always set as.

Warm up In your own words describe what you think electricity is.

Natural Sciences and Technology Grade 6

FIGURE 5-1 MOS Transistor, Symbols, and Switch Models

Department of Electronics

Eng. Ahmed M Bader El-Din October, 2018

Presentation transcript:

Diagram 1 shows a four wires (w1, w2, w3 & w4) logic circuit. It has an AND gate A and an inverter B. The input wires w1, w2 can be either switched ON or not. If the AND gate A is functioning OK, wire w3 is ON iff wires w1 and w2 both are ON. If the inverter B is functioning OK, wire w4 is ON iff wire w3 is not ON. QUESTION 1 Use expressions like ON(w1), OK(A) and so on to describe the functioning of the circuit. ON(w1)ON(w2) OK(A)  ON(w3) ……………………………. (1) ON(w3)OK(B)  ON(w4) …………………………….(2)

ON(w1) ON(w2) OK(A) ………………………..(7) QUESTION 2 Using the formulas describing the functioning of the circuit and assuming that all components are functioning properly (OK) and that wires w1 and w2 are ON. Use resolution to show that w4 is not ON. Given that: OK(A) ……………………………(3) OK(B) …………………………….. (4) ON(w1) ……………………………..(5) ON(w2) ………………………………(6) From (5), (6) & (3): ON(w1) ON(w2) OK(A) ………………………..(7) From (1) & (7), using Modus Ponens: ON(w3) ………………………………………………(8) From (4) & (8): OK(B) ON(w3) ……………………………………. (9) From (2) & (9), using Modus Ponens: ON(w4) -- proven. ---------------------------------- (10)

Using the formulas developed in question 1 and that wires w1 and w2 are ON but wire w4 is also ON. Use resolution to show that either AND gate or inverter is not functioning properly.

Given that: ON(w1) …………………. (11) ON(w2) …………………. (12) ON(w4) …………………..(13) From (1): ON(w1) ON(w2) OK(A)  ON(w3) …………………….. (14) From (2): ON(w3) OK(B) ON(w4) ………………………………... (15) Resolving (11) & (14) ON(w2) OK(A)  ON(w3) …………………………………. (16) Resolving (16) & (12) OK(A)  ON(w3) ………………………………………… (17) Resolving (15) & (17) OK(A)  OK(B) ON(w4) ………………………………… (18) Resolving (18) & (13) OK(A)  OK(B) ------------ proven!