ELE 523E COMPUTATIONAL NANOELECTRONICS W3: Quantum Computing, 22/9/2014 FALL 2014 Mustafa Altun Electronics & Communication Engineering Istanbul Technical.

Slides:



Advertisements
Similar presentations
Quantum Computation and Quantum Information – Lecture 3
Advertisements

DAT2343 Basic Logic Gates © Alan T. Pinck / Algonquin College; 2003.
ELE 523E COMPUTATIONAL NANOELECTRONICS W7-W8: Probabilistic Computing, 20/10/ /10/2014 FALL 2014 Mustafa Altun Electronics & Communication Engineering.
Midterm Exam for Quantum Computing Class Marek Perkowski.
A Transformation Based Algorithm for Reversible Logic Synthesis D. Michael Miller Dmitri Maslov Gerhard W. Dueck Design Automation Conference, 2003.
Digital Electronics Dan Simon Cleveland State University ESC 120 Revised December 30, 2010.
Reversible Circuit Synthesis Vivek Shende & Aditya Prasad.
University of Queensland
Introduction to Reversible Ckts Igor Markov University of Michigan Electrical Engineering & Computer Science.
Engineering Models and Design Methods for Quantum State Machines.
Introduction to Quantum logic (2) Yong-woo Choi.
ELE 523E COMPUTATIONAL NANOELECTRONICS
ELE 523E COMPUTATIONAL NANOELECTRONICS W2: Emerging Computing, 15/9/2014 FALL 2014 Mustafa Altun Electronics & Communication Engineering Istanbul Technical.
ELE 523E COMPUTATIONAL NANOELECTRONICS W1: Introduction, 8/9/2014 FALL 2014 Mustafa Altun Electronics & Communication Engineering Istanbul Technical University.
MR. KERINS Logic Gates- Electrical Engineering. LOGIC GATES Logic gates are primarily implemented using diodes or transistors acting as electronic switches,
Digital Electronics Understanding truth tables. AND gate How many lines did a 2-input AND gate truth table have? ABZ (output) Answer:4.
REVERSIBLE LOGIC SYNTHESIS. Overview of the Presentation 1. Introduction 2. Design of a Reversible Full-adder Circuit.
1 Introduction to Quantum Information Processing CS 467 / CS 667 Phys 467 / Phys 767 C&O 481 / C&O 681 Richard Cleve DC 653 Course.
Quantum Homomorphic Encryption
Short course on quantum computing Andris Ambainis University of Latvia.
Solving mutual exclusion by using entangled Qbits Mohammad Rastegari proff: Dr.Rahmani.
1 Introduction to Quantum Information Processing CS 467 / CS 667 Phys 467 / Phys 767 C&O 481 / C&O 681 Richard Cleve DC 3524 Course.
4. Electrons and electronics 4.5 Digital electronics.
Sneha.  Gates Gates  Characteristics of gates Characteristics of gates  Basic Gates Basic Gates  AND Gate AND Gate  OR gate OR gate  NOT gate NOT.
1 hardware of quantum computer 1. quantum registers 2. quantum gates.
Quantum Computing Paola Cappellaro
A brief introduction to Quantum computer
Computer Organization and Design Transistors & Logic - II Montek Singh Wed, Oct 16, 2013 Lecture 10.
Quantum Computing and Quantum Programming Language
EHB 111E NANOELECTRONICS Nanoelectronics, 03/12/2013 FALL 2013 Mustafa Altun Electronics & Communication Engineering Istanbul Technical University Web:
ELE 523E COMPUTATIONAL NANOELECTRONICS
ELE 523E COMPUTATIONAL NANOELECTRONICS
ELE 523E COMPUTATIONAL NANOELECTRONICS W8-W9: Probabilistic Computing, 2/11/ /11/2015 FALL 2015 Mustafa Altun Electronics & Communication Engineering.
Generating Toffoli Networks from ESOP Expressions Yasaman Sanaee Winter 2009 University of New Brunswick.
ELE 523E COMPUTATIONAL NANOELECTRONICS W10: Defects and Reliability, 16/11/2015 FALL 2015 Mustafa Altun Electronics & Communication Engineering Istanbul.
Garbage in Reversible Designs of Multiple Output Functions
Quantum Computing Charles Bloomquist CS147 Fall 2009.
An Introduction to Quantum Computation Sandy Irani Department of Computer Science University of California, Irvine.
1 An Introduction to Quantum Computing Sabeen Faridi Ph 70 October 23, 2007.
Attendance Syllabus Textbook (hardcopy or electronics) Groups s First-time meeting.
ELE 523E COMPUTATIONAL NANOELECTRONICS
Logic Gates.
Logic Gates Practical Objective: to develop an understanding of logic circuits and truth tables.
ELE 523E COMPUTATIONAL NANOELECTRONICS
ECE 3130 Digital Electronics and Design
CSCI-100 Introduction to Computing
KS4 Electricity – Electronic systems
KS4 Electricity – Electronic systems
How Boolean logic is implemented
Approximate Fully Connected Neural Network Generation
ELE 523E COMPUTATIONAL NANOELECTRONICS
JC Technology Logic Gates.
Chap 4 Quantum Circuits: p
Introduction to Quantum logic (2)
Qubit Recycling in Quantum Computation
KS4 Electricity – Electronic systems
GCSE Computer Science – Logic Gates & Boolean Expressions
DIGITAL ELECTRONICS B.SC FY
Quantum Computation and Information Chap 1 Intro and Overview: p 28-58
Logic Gates Truth Table Challenge
Binary Logic.
Table 1.1 Powers of Two.
ELE 523E COMPUTATIONAL NANOELECTRONICS
Department of Electronics
ELE 523E COMPUTATIONAL NANOELECTRONICS
SYEN 3330 Digital Systems Chapter 2 – Part 1 SYEN 3330 Digital Systems.
Implementation of CMOS Logic Circuits with
Presentation transcript:

ELE 523E COMPUTATIONAL NANOELECTRONICS W3: Quantum Computing, 22/9/2014 FALL 2014 Mustafa Altun Electronics & Communication Engineering Istanbul Technical University Web:

Outline  Quantum computing  Gates and circuits  Algorithms  Reversible circuit design  Toffoli gate  Circuit analysis  Circuit synthesis

Quantum Gates - NOT Quantum gates are reversible

Quantum Gates - Hadamard

Quantum Gates - CNOT A B A′ B′

Quantum Gates - CNOT A B A′ B′ ABA′B′ INPUTOUPUT Truth table

Quantum gates – CCNOT A B C A′ B′ C′ ABCA′B′C′

Quantum gates – CCNOT A B C A′ B′ C′ Toffoli gate

Quantum Circuits  There is no way of efficiently preparing the input state.  There is no way of reading out the output precisely.  This is in the nature of measurement in quantum mechanics. Measurement symbol

Quantum Circuits Severe restrictions on measuring and copying signals

Quantum Circuits Example: Find the output quantum states and probabilities. ? ? How about the truth table?

Quantum Circuits Example: Find the output quantum states and probabilities. ? ? How about the truth table?

Factorizing RSA Numbers RSA numbers are semi-prime numbers. For each RSA number n, there exist prime numbers p and q such that n = p × q.  15 = 3 × 5  77 = 7 × 11  529 = 23 × 23  4633 = 41 × 113  RSA-100 = = ×  The prize for RSA-1024 is $  RSA-2048 takes approximately 10 billion years with the best known algorithm.

Classical Factorizing The Classical Algorithm 1.Arbitrarirly select a number x such that 1<x<n. 2.Find x i mod n for i = 1,2,3,… until finding the period R. 3.Calculate greatest common divisor (GCD) of ( x R/2 -1, n ) and ( x R/2 +1, n ). 4.GCDs give the numbers p or q. Input: A semi-prime number n. Output: Prime numbers p and q such that n = p × q. Steps: What if R is odd? What if the algorithm results in 1 and n ?

Classical Factorizing Example: If n=15 what are p and q ? 1.Arbitrarirly select a number x such that 1<x<n. x=7 2.Find x i mod n for i = 1,2,3,… until finding the period R. 7 1 mod 15 = mod 15 = mod 15 = mod 15 = mod 15 = 7 3.Find GCDs. GCD(7 4/2 -1, 15) = 3, GCD(7 4/2 +1, 15) = 5 R = 4

Classical Factorizing Example: If n=15 what are p and q ? 1.Arbitrarirly select a number x such that 1<x<n. x=9 2.Find x i mod n for i = 1,2,3,… until finding the period R. 9 1 mod 15 = mod 15 = mod 15 = 9 3.Find GCDs. GCD(9 2/2 -1, 15) = 1, GCD(9 2/2 +1, 15) = 5 R = 2

Classical Factorizing Example: If n=15 what are p and q ? 1.Arbitrarirly select a number x such that 1<x<n. x=14 2.Find x i mod n for i = 1,2,3,… until finding the period R mod 15 = mod 15 = mod 15 = 14 3.Find GCDs. GCD(14 2/2 -1, 15) = 1, GCD(14 2/2 +1, 15) = 15 R = 2

Classical Factorizing Example: If n=15 what are p and q ? 1.Arbitrarirly select a number x such that 1<x<n. x=10 2.Find x i mod n for i = 1,2,3,… until finding the period R mod 15 = mod 15 = 10 R = 1 Is there a way of properly selecting x ?

Classical Factorizing The Classical Algorithm 1.Arbitrarirly select a number x such that 1<x<n. 2.Find x i mod n for i = 1,2,3,… until finding the period R. 3.Calculate greatest common divisor (GCD) of ( x R/2 -1, n ) and ( x R/2 +1, n ).  Step-2 is problematic for large numbers.  Shor’s algorithm completes step-2 efficiently.  Step-3 can be done polynomially in time with using Euclidean algorithm.

Euclidean Algorithm GCD(7854, 4746) = ? Euclid, 300 BC Euclid’s Elements

Shor’s Algorithm  Time complexity: O((log N) 3 ).  N is number of digits of the given semi-prime number.  Based on quantum Fourier transform and modular exponentiation.  Success rate is 50%.  Currently no practical and useful implementation.

Reversible Circuits  Main motivation: energy efficiency.  Energy efficient in error correction and detection.  Restart or reset a system.

Reversible Circuits Toffoli gates with circuit representations NOT CNOT CCNOT Toffoli CONTROL TARGET  1s applied to the control bits makes the target bit negated (flipped)  Work with truth tables and deterministic bits

Analysis: Circuits to Tables IN cba OUT cba abcabc abcabc ININ OUT cba

Analysis: Circuits to Tables IN cba OUT cba abcabc abcabc ININ OUT cba

Synthesis: Tables to Circuits IN cba OUT cba Brute force algorithm Complexity - how many cases to consider? # of gates is upper bounded by 10

Synthesis: Tables to Circuits Algorithm: In Out Matching input and output rows Start from the top row and proceed one-by-one to the bottom Operations on a row should not affect the preceding matched rows

Synthesis: Tables to Circuits IN cba OUT cba S S S S S S S abcabc abcabc ININ OUT Applying the Algorithm

Synthesis: Tables to Circuits Worst Case of the Algorithm

Suggested Readings  Nielsen, M. A., & Chuang, I. L. (2010). Quantum computation and quantum information. Cambridge university press.  fantastical-promise-of-reversible-computing/  Maslov, Dmitri, Gerhard W. Dueck, and D. Michael Miller. "Toffoli network synthesis with templates." Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on 24.6 (2005):