Native-Conflict-Aware Wire Perturbation for Double Patterning Technology Szu-Yu Chen, Yao-Wen Chang ICCAD 2010.

Slides:



Advertisements
Similar presentations
O(N 1.5 ) divide-and-conquer technique for Minimum Spanning Tree problem Step 1: Divide the graph into  N sub-graph by clustering. Step 2: Solve each.
Advertisements

A Graph-Partitioning-Based Approach for Multi-Layer Constrained Via Minimization Yih-Chih Chou and Youn-Long Lin Department of Computer Science, Tsing.
IKI 10100: Data Structures & Algorithms Ruli Manurung (acknowledgments to Denny & Ade Azurat) 1 Fasilkom UI Ruli Manurung (Fasilkom UI)IKI10100: Lecture10.
Hsi-An Chien Ting-Chi Wang Redundant-Via-Aware ECO Routing ASPDAC2014.
Methodology for Standard Cell Compliance and Detailed Placement for Triple Patterning Lithography Bei Yu, Xiaoqing Xu, JhihRong Gao, David Z. Pan.
Paul Falkenstern and Yuan Xie Yao-Wen Chang Yu Wang Three-Dimensional Integrated Circuits (3D IC) Floorplan and Power/Ground Network Co-synthesis ASPDAC’10.
Coupling-Aware Length-Ratio- Matching Routing for Capacitor Arrays in Analog Integrated Circuits Kuan-Hsien Ho, Hung-Chih Ou, Yao-Wen Chang and Hui-Fang.
GREMA: Graph Reduction Based Efficient Mask Assignment for Double Patterning Technology Yue Xu, Chris Chu Iowa State University Form ICCAD2009.
Ahmed Awad Atsushi Takahash Satoshi Tanakay Chikaaki Kodamay ICCAD’14
1 Minimum Ratio Contours For Meshes Andrew Clements Hao Zhang gruvi graphics + usability + visualization.
Rajat K. Pal. Chapter 3 Emran Chowdhury # P Presented by.
TPL-aware displacement-driven detailed placement refinement with coloring constraints Tao Lin and Chris Chu Iowa State University 1.
MCFRoute: A Detailed Router Based on Multi- Commodity Flow Method Xiaotao Jia, Yici Cai, Qiang Zhou, Gang Chen, Zhuoyuan Li, Zuowei Li.
Routability-Driven Blockage-Aware Macro Placement Yi-Fang Chen, Chau-Chin Huang, Chien-Hsiung Chiou, Yao-Wen Chang, Chang-Jen Wang.
Automated Layout and Phase Assignment for Dark Field PSM Andrew B. Kahng, Huijuan Wang, Alex Zelikovsky UCLA Computer Science Department
38 th Design Automation Conference, Las Vegas, June 19, 2001 Creating and Exploiting Flexibility in Steiner Trees Elaheh Bozorgzadeh, Ryan Kastner, Majid.
Fast and Area-Efficient Phase Conflict Detection and Correction in Standard-Cell Layouts Charles Chiang, Synopsys Andrew B. Kahng, UC San Diego Subarna.
Design Bright-Field AAPSM Conflict Detection and Correction C. Chiang, Synopsys A. Kahng, UC San Diego S. Sinha, Synopsys X. Xu, UC San Diego A. Zelikovsky,
Online Data Gathering for Maximizing Network Lifetime in Sensor Networks IEEE transactions on Mobile Computing Weifa Liang, YuZhen Liu.
Processing Rate Optimization by Sequential System Floorplanning Jia Wang 1, Ping-Chih Wu 2, and Hai Zhou 1 1 Electrical Engineering & Computer Science.
A Cell-Based Row-Structure Layout Decomposer for Triple Patterning Lithography Hsi-An Chien, Szu-Yuan Han, Ye-Hong Chen, and Ting-Chi Wang Department of.
Sambuddha Bhattacharya Subramanian Rajagopalan Shabbir H. Batterywala Fixing Double Patterning Violations With Look-Ahead ASD-DAC’14.
Triple Patterning Aware Detailed Placement With Constrained Pattern Assignment Haitong Tian, Yuelin Du, Hongbo Zhang, Zigang Xiao, Martin D.F. Wong.
Metal Layer Planning for Silicon Interposers with Consideration of Routability and Manufacturing Cost W. Liu, T. Chien and T. Wang Department of CS, NTHU,
Constrained Pattern Assignment for Standard Cell Based Triple Patterning Lithography H. Tian, Y. Du, H. Zhang, Z. Xiao, M. D.F. Wong Department of ECE,
Optimally Minimizing Overlay Violation in Self-aligned Double Patterning Decomposition for Row-based Standard Cell Layout in Polynomial Time Z. Xiao, Y.
Hsiu-Yu Lai Ting-Chi Wang A TPL-Friendly Legalizer for Standard Cell Based Design SASIMI ‘15.
Chih-Hung Lin, Kai-Cheng Wei VLSI CAD 2008
Accurate Process-Hotspot Detection Using Critical Design Rule Extraction Y. Yu, Y. Chan, S. Sinha, I. H. Jiang and C. Chiang Dept. of EE, NCTU, Hsinchu,
Introduction to Routing. The Routing Problem Apply after placement Input: –Netlist –Timing budget for, typically, critical nets –Locations of blocks and.
A Topology-based ECO Routing Methodology for Mask Cost Minimization Po-Hsun Wu, Shang-Ya Bai, and Tsung-Yi Ho Department of Computer Science and Information.
Chapter 9 – Graphs A graph G=(V,E) – vertices and edges
CAFE router: A Fast Connectivity Aware Multiple Nets Routing Algorithm for Routing Grid with Obstacles Y. Kohira and A. Takahashi School of Computer Science.
Global Routing.
Pattern Selection based co-design of Floorplan and Power/Ground Network with Wiring Resource Optimization L. Li, Y. Ma, N. Xu, Y. Wang and X. Hong WuHan.
1 Global Routing Method for 2-Layer Ball Grid Array Packages Yukiko Kubo*, Atsushi Takahashi** * The University of Kitakyushu ** Tokyo Institute of Technology.
K.Yuan, J.Yang and D.Pan ECE Dept. Univ. of Texas at Austin
BSG-Route: A Length-Matching Router for General Topology T. Yan and M. D. F. Wong University of Illinois at Urbana-Champaign ICCAD 2008.
Efficient Multi-Layer Obstacle- Avoiding Rectilinear Steiner Tree Construction Chung-Wei Lin, Shih-Lun Huang, Kai-Chi Hsu,Meng-Xiang Li, Yao-Wen Chang.
Thermal-aware Steiner Routing for 3D Stacked ICs M. Pathak and S.K. Lim Georgia Institute of Technology ICCAD 07.
Bus-Pin-Aware Bus-Driven Floorplanning B. Wu and T. Ho Department of Computer Science and Information Engineering NCKU GLSVLSI 2010.
CS 200 Algorithms and Data Structures
Kwangsoo Han, Andrew B. Kahng, Hyein Lee and Lutong Wang
Kwangsoo Han‡, Andrew B. Kahng‡† and Hyein Lee‡
Tao Lin Chris Chu TPL-Aware Displacement- driven Detailed Placement Refinement with Coloring Constraints ISPD ‘15.
Dept. of Electrical and Computer Engineering The University of Texas at Austin E-Beam Lothography Stencil Planning and Optimization wit Overlapped Characters.
Self-Aligned Double Patterning Decomposition for Overlay Minimization and Hot Spot Detection H. Zhang, Y. Du, M. D.F. Wong, R. Topaloglu Dept. of ECE,
CSE 589 Part VI. Reading Skiena, Sections 5.5 and 6.8 CLR, chapter 37.
Po-Wei Lee, Chung-Wei Lin, Yao-Wen Chang, Chin-Fang Shen, Wei-Chih Tseng NTU &Synopsys An Efficient Pre-assignment Routing Algorithm for Flip-Chip Designs.
Hsing-Chih Chang Chien Hung-Chih Ou Tung-Chieh Chen Ta-Yu Kuan Yao-Wen Chang Double Patterning Lithography-Aware Analog Placement.
An Efficient Linear Time Triple Patterning Solver Haitong Tian Hongbo Zhang Zigang Xiao Martin D.F. Wong ASP-DAC’15.
Non-stitch Triple Patterning- Aware Routing Based on Conflict Graph Pre-coloring Po-Ya Hsu Yao-Wen Chang.
Simultaneous Analog Placement and Routing with Current Flow and Current Density Considerations H.C. Ou, H.C.C. Chien and Y.W. Chang Electronics Engineering,
Yen-Ting Yu Iris Hui-Ru Jiang Yumin Zhang Charles Chiang DRC-Based Hotspot Detection Considering Edge Tolerance and Incomplete Specification ICCAD’14.
Chin-Hsiung Hsu, Yao-Wen Chang, and Sani Rechard Nassif From ICCAD09.
Maze Routing Algorithms with Exact Matching Constraints for Analog and Mixed Signal Designs M. M. Ozdal and R. F. Hentschke Intel Corporation ICCAD 2012.
LEMAR: A Novel Length Matching Routing Algorithm for Analog and Mixed Signal Circuits H. Yao, Y. Cai and Q. Gao EDA Lab, Department of CS, Tsinghua University,
Copyright © 2007 Pearson Education, Inc. Publishing as Pearson Addison-Wesley. Ver Chapter 13: Graphs Data Abstraction & Problem Solving with C++
1 An Arc-Path Model for OSPF Weight Setting Problem Dr.Jeffery Kennington Anusha Madhavan.
© 2006 Pearson Addison-Wesley. All rights reserved 14 A-1 Chapter 14 Graphs.
Example Apply hierarchical clustering with d min to below data where c=3. Nearest neighbor clustering d min d max will form elongated clusters!
An Exact Algorithm for Difficult Detailed Routing Problems Kolja Sulimma Wolfgang Kunz J. W.-Goethe Universität Frankfurt.
Graphs Definition: a graph is an abstract representation of a set of objects where some pairs of the objects are connected by links. The interconnected.
1 Double-Patterning Aware DSA Template Guided Cut Redistribution for Advanced 1-D Gridded Designs Zhi-Wen Lin and Yao-Wen Chang National Taiwan University.
VLSI Physical Design Automation
The minimum cost flow problem
Minimum Spanning Tree Algorithms
Automated Layout and Phase Assignment for Dark Field PSM
Chapter 14 Graphs © 2011 Pearson Addison-Wesley. All rights reserved.
Under a Concurrent and Hierarchical Scheme
Presentation transcript:

Native-Conflict-Aware Wire Perturbation for Double Patterning Technology Szu-Yu Chen, Yao-Wen Chang ICCAD 2010

Outline Introduction Preliminaries Native conflict prediction NC-Aware wire perturbation Experimental result Conclusion

Introduction Foundries have been systematically reducing the printed feature size (half pitch) for years. From Rayleigh criterion, the half pitch is limited to 36 nm, which cannot satisfy the desired sub-22nm technology nodes. The most popular solution for sub-22nm node is double patterning technology (DPT).

Introduction Two feature have to be assigned to different masks if the distance of them is less than the minimum double patterning spacing (DP- spacing).

Introduction Minimum pitch size = minimum width (Wmin) +minimum spacing (Smin) DP-Spacing = 2Pmin - Wmin

Introduction Not all the patterns can be directly decomposed into two masks.

Introduction Nevertheless, the stitch insertion might not be powerful enough doe resolving all the conflicts. A conflict that cannot be resolved by inserting stitches anywhere is called a native conflict (NC). In this paper, it deals with the NC issue by two stages: – (1) NC prediction. – (2) NC removal

Preliminaries NC conflict

Preliminaries DPT-Compliant Redesign – A native conflict can only be resolved by DPT- compliant redesign. – DPT-compliant redesign should first predict the occurrence and the locations of NCs, and then further correct them.

Problem Formulation Given a post-routing layout, the minimum spacing, and the double patterning spacing, the problem finds a perturbed layout so that the number of native conflicts is minimized, subject to minimum-spacing rule and the double-patterning constraint.

Native Conflict Prediction An odd cycle in the conflict graph is not necessarily a NC because of the possible solution by stitch insertion.

Native Conflict Prediction Pattern projection

Native Conflict Prediction Segmentation

Native Conflict Prediction Odd-Cycle Detection – The existence of odd cycles can be determined by a DFS algorithm. – Finding all the odd cycles is time-consuming. Cycle basis – A cycle basis is a basis if we treat every cycle as a vector represented by series of edges, and the linear combination of cycles is a ring sum operation of cycles. Then the basis form a linearly independent spanning set for all cycles.

Native Conflict Prediction Ring sum operation – Let the edges in the cycles C 1 and C 2 be sets E 1 and E 2, respectively. A ring sum operation on C 1 and C 2 is denoted as C 1 ⊕ C 2, which is a cycle with its edge being a set, (E 1 ’∩E 2 ) ∪ (E 1 ∩E 2 ’).

Native Conflict Prediction Cycle basis of a graph can be found by applying a modified DFS algorithm. For a connected graph G = (V,E), the result of DFS traversal forms a spanning tree T on V. Inserting any other edge e ϵ (E - T) causes a cycle. If there is no odd cycle in the cycle basis of a graph, then the graph contains no odd cycle.

NC-Aware Wire Perturbation

Symbolic Layout Representation – Every wire (via) is represented by two points. – By the symbolic representation, it can perform the compaction across layers simultaneously.

NC-Aware Wire Perturbation DPT-Compliance Checking Wire Perturbation – Add DPT constraints to remove odd cycles. – Perform a trial compaction to see whether the level of DPT-compliance is improved.

NC-Aware Wire Perturbation Compaction – The compaction problem is modeled as a longest- path problem on the constraint graph. – (1) Wire Constraint Graph Construction An edge (u,v) → wire u is on the left or bottom of v. The transitive edges in the graph can be removed.

NC-Aware Wire Perturbation Compaction – (2) Point Constraint Graph Construction An edge (u,v) with its weight w → point v should be on the right of point u, and the distance between them should be at least w. There are four constraints: – (1) Design-rule constraint – (2) Wire shape constraint – (3) Fixed-pin constraint – (4) Layout-boundary constraint

NC-Aware Wire Perturbation

DPT Constraint Generation – (1) Separating Wire Pairs Generation

Experimental Result

Conclusion It presents a NC-prediction method based on geometry relation of features and a NC-aware wire perturbation algorithm to minimize as many NC’s in layout as possible. Perform an efficient method to find odd cycles.