Speical purpose Encoders/Comparators

Slides:



Advertisements
Similar presentations
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Encoders.
Advertisements

Give qualifications of instructors: DAP
Encoders Three-state devices Multiplexers
Princess Sumaya University
ECE2030 Introduction to Computer Engineering Lecture 13: Building Blocks for Combinational Logic (4) Shifters, Multipliers Prof. Hsien-Hsin Sean Lee School.
Decoders/DeMUXs CS370 – Spring Decoder: single data input, n control inputs, 2 outputs control inputs (called select S) represent Binary index of.
Chapter 9 Computer Design Basics. 9-2 Datapaths Reminding A digital system (or a simple computer) contains datapath unit and control unit. Datapath: A.
التصميم المنطقي Second Course
Fall 2007 L15: Combinational Circuits Lecture 15: Combinational Circuits Complete logic functions Some combinational logic functions –Half adders –Adders.
Chapter 7. Register Transfer and Computer Operations
CSCE 211: Digital Logic Design Chin-Tser Huang University of South Carolina.
1 EE365 Three-state Outputs Encoders Multiplexers XOR gates.
Combinational Logic1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
EE365 Adv. Digital Circuit Design Clarkson University Lecture #8 Buffers, Drivers, Encoders, MUXs & XORs.
Multiplexers DeMultiplexers XOR gates
Adders, subtractors, ALUs
CS 105 Digital Logic Design
Combinational Logic Chapter 4.
Combinational Circuits Chapter 3 S. Dandamudi To be used with S. Dandamudi, “Fundamentals of Computer Organization and Design,” Springer, 2003.
Combinational Logic Design
Encoders Three-state Outputs Multiplexers XOR gates.
Digital Computer Concept and Practice Copyright ©2012 by Jaejin Lee Logic Circuits I.
MSI Devices M. Mano & C. Kime: Logic and Computer Design Fundamentals (Chapter 5) Dr. Costas Kyriacou and Dr. Konstantinos Tatas ACOE161 - Digital Logic.
Three-state devices Multiplexers
Digital Computer Concept and Practice Copyright ©2012 by Jaejin Lee Logic Circuits I.
ECE 3110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Adders, subtractors, ALUs.
9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexer Circuits.
Multiplexers XOR gates. Multiplexers A multiplexer is a digital switch - it connects data from one of n sources to its output. An n-input and b-bit multiplexer.
Eng.Samra Essalaimeh Philadelphia University 2013/ nd Semester PIC Microcontrollers.
Kuliah Rangkaian Digital Kuliah 6: Blok Pembangun Logika Kombinasional Teknik Komputer Universitas Gunadarma.
Digital Logic Structures: Chapter 3 COMP 2610 Dr. James Money COMP
1 EE121 John Wakerly Lecture #6 Three-state Outputs Encoders Multiplexers XOR gates.
EKT221 ELECTRONICS DIGITAL II CHAPTER 4: Computer Design Basics
Chap 7. Register Transfers and Datapaths. 7.1 Datapaths and Operations Two types of modules of digital systems –Datapath perform data-processing operations.
Chapter 4 Computer Design Basics. Chapter Overview Part 1 – Datapaths  Introduction  Datapath Example  Arithmetic Logic Unit (ALU)  Shifter  Datapath.
ECE 3110: Introduction to Digital Systems Chapter 5 Combinational Logic Design Practices X-OR gates and Parity circuits Comparators Adders, subtractors,
Digital Logic Design.
EKT 221 : Chapter 4 Computer Design Basics
ECE 3110: Introduction to Digital Systems Chapter 5 Combinational Logic Design Practices Three-state devices Multiplexers.
1 ECE 545—Digital System Design with VHDL Lecture 1 Digital Logic Refresher Part A – Combinational Logic Building Blocks.
Lecture 10: Computer Design Basics: The ALU and the Shifter Soon Tee Teoh CS 147.
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Multiplexers.
Digital Design Lecture 8 Combinatorial Logic (Continued)
ECE 2110: Introduction to Digital Systems Chapter 6 Review.
CSCE 211: Digital Logic Design Chin-Tser Huang University of South Carolina.
ECE 3110: Introduction to Digital Systems Chapter 5 Combinational Logic Design Practices Adders,subtractors, ALUs.
ACOE161 (Spring2007)MSI Devices1 Revision on MSI Devices M. Mano & C. Kime: Logic and Computer Design Fundamentals (Chapter 5)
Lecture No. 18 Combinational Functional Devices. Recap Decoder Decoder –3-to-8 Decoder –Cascading of Decoders 4-to-16 decoder –Implementing SOP & POS.
Combinational Circuits
Class Exercise 1B.
DIGITAL LOGIC CIRCUITS
Computer Design Basics
CSE 140 Lecture 12 Combinational Standard Modules
Chap 7. Register Transfers and Datapaths
DIGITAL LOGIC CIRCUITS
CSE 140 Lecture 12 Combinational Standard Modules
Behavioral Modeling in Verilog
Combinatorial Logic Design Practices
CSCE 211: Digital Logic Design
CSCE 211: Digital Logic Design
Multiplexers Anindya IE CSE.
CSCE 211: Digital Logic Design
CSCE 211: Digital Logic Design
Logic Circuits I Lecture 3.
Computer Design Basics
Combinational Circuits
Electronics for Physicists
Digital System Design Combinational Logic
ECE2030 HW-6.
Instruction execution and ALU
Presentation transcript:

Speical purpose Encoders/Comparators ECE 3110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Examples Barrel Shifter Speical purpose Encoders/Comparators

1 1 1

HW solutions Ex. 5.46 Ex. 5.19

Design examples using combinational building blocks (decoders, encoders, multiplexers, comparators, three-state devices, adders). Barrel shifter Dual-priority encoder Cascading comparators, mode-dependent comparator

Barrel shifter design example n data inputs, n data outputs Control inputs specify number of positions to rotate or shift data inputs Example: n = 16 DIN[15:0], DOUT[15:0], S[3:0] (shift amount) Many possible solutions, all based on multiplexers

Multiplexers (mux) Eg. Put between Processor’s registers and ALU A 16-bit processor where 3-bit field specifies on of 8 registers. The 3-bit field is connected to the select inputs of an 8-input, 16-bit mux. Select one of n sources of data to transmit on a bus.

MSI: 74x151 8-input 1-bit multiplexer

16-to-1 barrel shifter 16-to-1 mux = 2 x 74x151 8-to-1 mux + NAND gate

4 16-bit 2-to-1 muxes 16-bit 2-to-1 mux = 4 x 74x157 4-bit 2-to-1 mux

Properties of different approaches

Dual-Priority Encoder A priority encoder identifies not only the highest but also the second-highest-priority asserted signal among a set of 8 request inputs.

Single-priority encoder 1

1

Parallel Cascading Comparators 74x85: serial cascading scheme, delay of propagating the cascading signals through a cascade of comparators. 74x682: Parallel approach, used to build very wide comparators. Build 24-bit comparator, using 3 74x682 PEQQ=EQ2.EQ1.EQ0 PGTQ=GT2+EQ2.GT1+EQ2.EQ1.GT0

8 bit Comparator +5V 74x85 74x85 A<B A<BIN A<BOUT A<BIN Least Significant bits Most Significant bits

Mode-dependent Comparator Design a c.c. whose inputs are two 8-bit unsigned binary integers(X,Y), and a control signal(MIN/MAX). The output is an 8-bit unsigned binary integer Z, such that Z=min(X,Y) if MIN/MAX=1; Z=max(X,Y) otherwise

Next… Sequential Logic Introduction