Package and On-Die Interconnect Decisions Made and Proposed Solutions Walter Katz IBIS ATM December 3, 2013.

Slides:



Advertisements
Similar presentations
11 *Other names and brands may be claimed as the property of others Purpose –The following slides summarize rules and issues for the new mixed-mode format.
Advertisements

10 Ways to Ruin Your Mini-Max microcontroller (and lose $69)
Package Die Ports Walter Katz IBIS Interconnect 10/31/12.
12- Agenda Introduction 1 Verilog-A Modules 2 DAY 1 Synopsys 60-I-032-BSG-005 © 2007 Synopsys, Inc. All Rights Reserved Simulating Variability – Design.
Package EBD/EMD Walter Katz IBIS Interconnect 11/13/12.
Interconnect Terminal Naming Walter Katz Signal Integrity Software, Inc. IBIS ATM January 9, 2015.
Terminal Draft 2 Walter Katz Signal Integrity Software, Inc. IBIS Interconnect July 9, 2014.
IBIS-ISS Package Status Walter Katz IBIS ATM December 17, 2014.
IBIS Interconnect Decision Time Walter Katz IBIS Interconnect 6/19/13.
Chapter Objectives You should be able to describe: Object-Based Programming Classes Constructors Examples Common Programming Errors.
IBIS Interconnect BIRD Draft 3 Walter Katz Signal Integrity Software, Inc. IBIS Summit, DesignCon Santa Clara, CA January 30, 2015.
01/30/04 *Other brands and names are the property of their respective owners Page 1 Futures Subcommittee Proposed “New” Futures Subcommittee To create,
Signal Integrity Software, Inc.Electronic Module Description© SiSoft, 2008 Electrical Module Description EMD A new approach to describing packages and.
IBIS-AMI and Direction Indication February 17, 2015 Updated Feb. 20, 2015 Michael Mirmak.
Interconnect Modeling Status Draft 1 Walter Katz … IBIS Summit, DesignCon January 31, 2013.
IBIS-ISS Package Proposal Status Walter Katz IBIS ATM January 7, 2014.
MOBILE OPERATING ROBOT ON EMBEDDED SYSTEM
© 2007 Cisco Systems, Inc. All rights reserved. 1 IBIS Quality Review A status review of the IBIS Quality specification Mike LaBonte, Cisco Systems.
Updated Interconnect Proposal Bob Ross, Teraspeed Labs EPEPS 2015 IBIS Summit San Jose, CA, October 28, 2015 Updated Interconnect.
Organization of cabling information Creating a Medaustron Cable Database 1 That’s what we don’t want!! MACS 28/06/2011 Sebastien Pelletier Cabling Database.
IMIC DISCUSSION Bob Ross Interconnectix Business Unit Mentor Graphics Corporation IBIS Summit Meeting, San Diego, CA December 7, 1998.
IBIS-AMI and Direction Indication February 17, 2015 Michael Mirmak.
1 SystemVerilog Enhancement Requests Daniel Schostak Principal Engineer February 26 th 2010.
Simulation Vendors Ansoft Cadence HyperLynx / Pads Innoveda Mentor Connector Companies AMP / Tyco Berg / FCI Molex Teradyne End Users EMC IBM Compaq.
16- Agenda S-Parameters and Linear Analysis 4 Transmission Lines and Field Solver 5 IBIS 6 DAY 2 Synopsys 60-I-032-BSG-005 © 2007 Synopsys, Inc. All Rights.
Package Modeling Status Walter Katz IBIS Open Forum December 6, 2013.
12/4/2002 The Ground Conundrum - Class 20 Assignment: Find and research papers on this subject, be prepared to defend research.
Updated Interconnect Proposal Bob Ross, Teraspeed Labs Draft Presented September 23, 2015 at the Interconnect Working Group Copyright.
Intel Confidential IBIS & ICM Interfacing: A New Proposal Michael Mirmak Signal Integrity Engineering Intel Corp. Chair,
IBIS & ICM Interfacing: Three Options Michael Mirmak Intel Corporation December 4, 2007.
06/02/04 *Other brands and names are the property of their respective owners Page 1 New IBIS Cookbook 1.0 Introduction.
Signal Integrity Software, Inc.Electronic Module Description© SiSoft, 2008 Electrical Module Description EMD A new approach to describing packages and.
Fixing GND in IBIS Walter Katz SiSoft IBIS-Packaging May
IBIS FUTURES COMMITTEE MULTILINGUAL MODEL: [Circuit Call] REFERENCES John Angulo 8 th April 2004.
Company Confidential | ©2009 Micron Technology, Inc. | 1 Micron Contact: Tim Hollis February 16 University of Utah Senior.
EMD Overview Walter Katz IBIS Open Forum March 15, 2013.
10/07/04 *Other brands and names are the property of their respective owners Page 1 IBIS & ICM Interfacing Options Alternative.
Updated Interconnect Proposal Bob Ross, Teraspeed Labs EPEPS 2015 IBIS Summit San Jose, CA, October 28, 2015 Updated Interconnect.
Pin Mapping Key Concepts From IBIS 6.0… “The [Pin Mapping] keyword names the connections between POWER and/or GND pins and buffer and/or terminator voltage.
IBIS & ICM Interfacing: Simple Link Michael Mirmak September 21, 2005.
IBIS Status and Future Direction Michael Mirmak Intel Corp. Chair, EIA IBIS Open Forum マイケル マ一マク インテル コ一ポレ一 ション 会長,アイビス JEITA IBIS Conference March 24,
Interconnect Terminal Mapping Figures 30 Sep
Fixing [Pin Mapping] Walter Katz Signal Integrity Software, Inc. IBIS Summit, DesignCon Santa Clara, CA January 22, 2016.
References in IBIS Bob Ross, Teraspeed Labs IBIS ATM Meeting January 12, 2016 Copyright 2016 Teraspeed Labs 1.
Simulation [Model]s in IBIS Bob Ross, Teraspeed Labs Future Editorial Meeting April 22, 2016 Copyright 2016 Teraspeed Labs 1.
[Die Supply Pads] Walter Katz Signal Integrity Software, Inc. IBIS Interconnect January 6, 2016.
IBIS Interconnect BIRD Draft 0 Walter Katz Signal Integrity Software, Inc. IBIS Summit, DesignCon January 27, 2015.
[Pulldown Reference] [GND Clamp Reference] Offset in [Pulldown] [Ground Clamp] Walter Katz IBIS GND Editorial March 4, 2016.
Piero Belforte, HDT DYNAMIC MODELING Emmanuel Leroux, Sergio G. Rocco THOMSON-DASSAULT MODELING MEETING DAY 25.
Piero Belforte, HDT-CSELT: TECHNIQUES DE MODELISATION POUR LES COMPOSANTS ACTIFS E. Leroux, R. Ene F. Maggioni CEM COMPO 99 - TOULOUSE - 14, 15 Janvier 1999.
IBIS 6.2 Editorial Resolutions
V7.0 Linked BIRDs Bob Ross IBIS Editorial Task Group April 7, 2017
Package Modeling Today
BIRD Terminology Issues Bob Ross
Walter Katz IBIS-ATM December 8, 2015
IBIS Interconnect Task Group December 15, 2015
Structural style Modular design and hierarchy Part 1
IBIS [Model Selector] Improvement Proposal
UML Sequence Diagrams.
Instructions to get MAX PLUS running
SINKING AND SOURCING Two terms most frequently mentioned when discussing connections to inputs or outputs are “sinking” and “sourcing“. These two concepts.
IBIS Specification Roadmap
DUT vs DIA Device Under Test vs Device In Action
New IBIS Cookbook 1.0 Introduction 2.0 Pre-Modeling Steps
Pin Reference Concerns Bob Ross, Teraspeed Labs
Ground Recommendations Review of Recent Discussion
IBIS 6.2 Editorial Resolutions
Walter Katz Signal Integrity Software, Inc. September 10, 2019
IBIS Interconnect Task Group August 23, 2017
Presentation transcript:

Package and On-Die Interconnect Decisions Made and Proposed Solutions Walter Katz IBIS ATM December 3, 2013

Overview Decisions Made What These Decisions Means Enhancement to IBIS Component to Support a List of Die Supply Pads Enhancement to IBIS Component to Support a Buffer Reference Voltage Signal Names Example IBIS File Example IBIS Component Enhanced Port Shorthand Notation BIRD 125 Port Naming EMD-Like is Equivalent to BIRD 125 Subckt Example Shorthand Package Model On-Die Model Merging On-Die Model into Package Model Signal Name Supply (PDN) Ports Model Name Signal (I/O) Ports Next Decisions Conclusions 2

Decisions Made 3 In.ibsIn EMD ConnectorsNoYes CablesNoYes Broadband EBDNoYes MCMNoYes InterposersNoYes 3-D structuresNoYes Stacked MemoryNoYes Splits/Joins of Signal (I/O) in Pacxkage or DieNoYes RDL as separate elementNoYes New list of supply (PDN) die padsYes Separate package and on-die interconnect modelYes Package model can include on-die modelYes Broadband I/O Package ModelingYes Package PDNYes Broadband I/O On-Die ModelingYes On-Die PDNYes Interconnect coupling (crosstalk) between I/O and I/OYes Interconnect coupling between I/O and PDNYes Optical InterconnectNo

What These Decisions Mean For signal (I/O) pins there is a one to one correspondence between Pin Number, Die Pad, and Buffer. There is a Few to Many or Many to Few relationship between supply (PDN) pins and supply die pads, and buffer Pullup, Pulldown, Power Clamp and Ground Clamp Reference terminals. There MAY be a one to one correspondence between signal (I/O) Pin Numbers and Signal Names (IBIS 6.0 is not clear on this). 4

Enhancement to IBIS Component to Support a List of Die Supply Pads Keyword: [Die Supply Pad] Required: No Description: Associates supply Die Pads to signal names. Sub-Params: signal_name Usage Rules: If this section exists, at least one supply die pad must be specified for each signal name that is used as a Pullup Reference, Pulldown Reference, Power Clamp Reference and Ground Clamp reference on any [Model]. The first column must contain the die pad name. The second column, signal_name, gives the data book name for the supply voltage on that die pad. There must be at least on pin in the [Pin] section that has the same signal_name. All pins in the [Pin] section that have the same signal_name must have a model_name of either POWER or GND. All pins in the [Pin] section that have the same signal_name cannot have a mixture of model_names POWER or GND. Column length limits are: [Die Supply Pad] 40 characters max signal_name 40 characters max Example: [Die Supply Pad] VCC_1 VCC VCC_2 VCC VCC_3 VCC VSS_1 VSS VSS_2 VSS VDD_1 VDD VDD_2 VDD 5

Enhancement to IBIS Component to Support a Buffer Reference Voltage Signal Names Keyword: [Buffer Supplies] Required: No Description: Associates model reference voltages with signal_names Sub-Params: pullup_signal_name pulldown_signal_name power_clamp_signal_name ground_clamp_signal_name Usage Rules: If this section exists, signal names are specified for each buffer instance pullup, pulldown, power clampo and ground clamp reference. The first column must contain a pin_name of a pin in the [Pin] section. The pin in the pin section may not have model_name POWER, GND or NC. The remaining columns specify the supply voltages for the model instance associated with the pin_name. The second column, pullup_signal_name, gives the data book name for the pullup reference voltage on the model. The third column, pulldown_signal_name, gives the data book name for the pulldown reference voltage on the model. Each line must contain either three or five columns. If the line contains three columns, then the power clamp reference is the same as the pullup reference, and the ground clamp reference is the same as the pulldown referenc. If there is five columns, then column four is the power_clamp_signal_name and column five is the ground_clamp_signal_name. Column length limits are: [Buffer Supplies] 5 characters max pullup_signal_name 40 characters max pulldown_signal_name 40 characters max power_clamp_signal_name 40 characters max ground_clamp_signal_name 40 characters max Example: [Buffer Supplies] signal_name| A1 VCC VSS A2 VCC VSS A3 VCC VSS VDD VSS A4 VCC VSS VDD GND 6

Example IBIS File [Pin] signal_name model_name R_pin L_pin C_pin 1 VDDQPOWER 2 VDDQPOWER 3 VSSQ GND 4 DQ0DQ 5 DQ1DQ 6 DQS+DQS 7 DQS-DQS 8 A0ADDCMD 9 A1ADDCMD | [Diff Pins] 6 7 | [Model Selector] DQ DQ_34_2133 DQ Driving DQ_IN_ODT240_2133 DQ Receiving [Model Selector] DQS DQS_2133 DQS Driving DQS_IN_2133 DQS Receiving [Model Selector] ADDCMD ADDCMD_Near ADDCMD Near ADDCMD_Far ADDCMD Far 7

Example IBIS Component Enhanced [Die Supply Pad] | If a supply signal name is not in this list then one can assume that there | are the same number of Die Supply Pads as there are supply pins for that | signal name, and that their Die Supply Pad names are the same as the Pin number VDDQ_1 VDDQ VDDQ_2 VDDQ VDDQ_3 VDDQ VSSQ_1 VSSQ VSSQ_2 VSSQ | [Buffer Supplies] 4 VDDQ VSSQ 5 VDDQ VSSQ 6 VDDQ VSSQ 7 VDDQ VSSQ 8 VDDQ VSSQ 9 VDDQ VSSQ 8

Port Shorthand Notation Pins Pin. Die Pads Pad. Buffer Buf. Buf_PUR. Buf_PDR. Buf_PCR. Buf_GCR. Same As (Pin (Pin_number )) (Pad (Pin_number )) (Buf (Pin_number )) 9

BIRD 125 Port Naming BIRD 125 calls for a new section “[Package Circuit], [End Package Circuit]“ in [Define Package Model]. –The Die Pads Port Names associated with signal (I/O) Pin Numbers must be explicitly defined. –[Pin Numbers] for use with [Package Circuit] are totally different then the existing [Pin Numbers] keyword in IBIS 6.0 –There is no method of defining Buffer I/O or reference voltage port names (Pullup Reference, Pulldown Reference, Power Clamp Reference, and Ground Clamp Reference) [Pin Numbers] would need to be enhanced to also define Buffer Terminal Port Names Summary: BIRD 125 requires that Port Names be defined, while EMD and EMD-Like assign subckt ports to already defined electric points in a package with a parameter tree or shorthand naming convention. 10

BIRD 125 [Package Circuit] [Package Circuit] Language IBIS-ISS | Corner corner_name file_name circuit_name (.subckt name) Corner Typ PackageModel.spi S_pkg | Parameters List of parameters Parameters TSFile = "My_TstoneFile.s16p" | Ports are in same order as defined in SPICE Ports a 4b 5 Ports IDiePort_5 pad_4 IDiePort_3 pad_2b Ports pad_2a pad_11 IDiePort_1 IDiePort_10 [End Package Circuit] Parameters do not have Typ, Min, Max Values 11

EMD-Like is Equivalent to BIRD 125 Equivalent if we use a simple Port naming convention Defining sub circuit file/subckt are equivalent BIRD 125 Parameter definitions can be enhanced to handle Typ Min Max BIRD 125 can be enhanced to handle Touchstone File directly Once [Pin Number] section can be removed from BIRD 125, EMD-Like and BIRD 125 are essentially equivalent with only syntactical differences. 12

Subckt Example Shorthand Parameter Tree Format (DQ0 (IBIS-ISS_File.iss) (Subckt (Corner )) (Parameters (Framis ) (Length (Corner )) (Ports (1 (Pin (Pin_number 4)) (2 (Pad (Pin_number 4))) Examples using the following shorthand notation: DQ0 ?.s2p Pin.4 Pad.4 ?.s2p (IBIS-ISS_File.iss) (Subckt (Corner )) Corner Typ PackageModel.spi S_pkg 13

Package Models DQ0 ?.s2p Pin.4 Pad.4 DQ1 ?.s2p Pin.5 Pad.5 DQS ?.s4p Pin.6 Pin.7 Pad.6 Pad.7 A0 ?.s2p Pin.8 Pad.8 A1 ?.s2p Pin.9 Pad.9 Full ?.s12p Pin.4 Pin.5 Pin.6 Pin.7 Pin.8 Pin.9 Pad.4 Pad.5 Pad.6 Pad.7 Pad.8 Pad.9 PDN ?.s5p Pin.1 Pin.2 Pad.VDDQ_1 Pad.VDDQ_2 Pad.VDDQ_3 14

On Die Models DQ0 ?.s2p Pad.4 Buf.4 DQ1 ?.s2p Pad.5 Buf.5 DQS ?.s4p Pad.6 Pad.7 Buf.6 Buf.7 A0 ?.s2p Pad.8 Buf.8 A1 ?.s2p Pad.9 Buf.9 Full ?.s12p Pad.4 Pad.5 Pad.6 Pad.7 Pad.8 Pad.9 Buf.4 Buf.5 Buf.6 Buf.7 Buf.8 Buf.9 PDN ?.s9p Pad.VDDQ_1 Pad.VDDQ_2 Pad.VDDQ_3 Buf_PUR.4 Buf_PUR.5 Buf_PUR.6 Buf_PUR.7 Buf_PUR.8 Buf_PUR.9 15

Merging On-Die Model into Package Model DQ0 ?.s2p Pin.4 Buf.4 DQ1 ?.s2p Pin.5 Buf.5 DQS ?.s4p Pin.6 Pin.7 Buf.6 Buf.7 A0 ?.s2p Pin.8 Buf.8 A1 ?.s2p Pin.9 Buf.9 Full ?.s12p Pin.4 Pin.5 Pin.6 Pin.7 Pin.8 Pin.9 Buf.4 Buf.5 Buf.6 Buf.7 Buf.8 Buf.9 PDN ?.s5p Pin.1 Pin.2 Buf_PUR.4 Buf_PUR.5 Buf_PUR.6 Buf_PUR.7 Buf_PUR.8 Buf_PUR.9 16

Signal Name Supply (PDN) Ports Pin_Sig. –All pins on this signal name are shorted together Pad_Sig. –All pads on this signal name are shorted together Buf_Sig. –All buffer PUR, PDR, PCR, and GCR on this signal name are shorted together and connected to this PDN Port Example PDN circuits using Signal Name Supply Ports PDN ?.s2p Pin_Sig.VDDQ Pad_Sig.VDDQ PDN ?.s2p Pad_Sig.VDDQ Buf_Sig.VDDQ PDN ?.s2p Pin_Sig.VDDQ Buf_Sig.VDDQ PDN ?.s7p Pin_Sig.VDDQ Buf_PUR.4 Buf_PUR.5 Buf_PUR.6 Buf_PUR.7 Buf_PUR.8 Buf_PUR.9 17

Model Name Signal (I/O) Ports Pin_Mod. –This port connects to the pin of a buffer Pad_Mod. –This port connects to the die pad of a buffer Buf_Mod. –This port connects to the I/O of a buffer Example circuits using Model Name Supply Ports DQ ?.s2p Pin_Mod.DQ Buf_Mod.DQ DQ ?.s6p Pin_Mod.DQ Pin_Mod.DQ Pin_Mod.DQ Buf_Mod.DQ Buf_Mod.DQ Buf_Mod.DQ DQ1 ?.s6p L=.5 Pin.5 Pin_Mod.DQ Pin_Mod.DQ Buf.5 Buf_Mod.DQ Buf_Mod.DQ 18

Next Decisions Do we support sNp directly without requiring they be wrapped in a subckt? Port naming options –Can we identify signal (I/O) ports using Signal_name? –Can we identify supply (PDN) ports using Signal_name? –Can we identify signal (I/O) ports using Model_name? Syntax Details –Should Parameters have Typ, Min, Max values? 19

Conclusion Interconnect subcircuit ports can have a naming protocol that uniquely identifies each pin, die pad and buffer terminal that can be used at each port of a package or on-die interconnect model. The port naming protocol can be extended to classes of ports such as signal name, or model name in addition to pin number and die pad name. Port naming protocol can be parameter tree, or shorthand naming convention. EMD-Like and BIRD 125 are functionally similar, just syntactical details. 20