Track Trigger Designs for Phase II Ulrich Heintz (Brown University) for U.H., M. Narain (Brown U) M. Johnson, R. Lipton (Fermilab) E. Hazen, S.X. Wu, (Boston.

Slides:



Advertisements
Similar presentations
ATLAS-CMS SLHC Workshop, 20/3/07 Costas Foudas, Imperial College London 1 Results from Studies for a Tracking Trigger for CMS at SLHC Overview of this.
Advertisements

Use of G EANT 4 in CMS AIHENP’99 Crete, April 1999 Véronique Lefébure CERN EP/CMC.
Efforts to Improve the Reconstruction of Non-Prompt Tracks with the SiD Lori Stevens UCSC ILC Simulation Reconstruction Meeting May 15, 2007 Includes contributions.
1 ACES Workshop, March 2011 Mark Raymond, Imperial College. Two-in-one module PT logic already have a prototype readout chip for short strips in hand CBC.
D. Elia, INFN BariALICE Offline Week - June Recent results from SPD beam test D. Elia, R. Santoro INFN Bari ALICE Collaboration - SPD Group.
Jan. 2009Jinyuan Wu & Tiehui Liu, Visualization of FTK & Tiny Triplet Finder Jinyuan Wu and Tiehui Liu Fermilab January 2010.
Some Thoughts on L1 Pixel Trigger Wu, Jinyuan Fermilab April 2006.
The Silicon Track Trigger (STT) at DØ Beauty 2005 in Assisi, June 2005 Sascha Caron for the DØ collaboration Tag beauty fast …
8th Workshop on Electronics for LHC Experiment, Colmar, France, 10 Sep R.Ichimiya, ATLAS Japan 1 Sector Logic Implementation for the ATLAS Endcap.
Striplet option of Super Belle Silicon Vertex Detector Talk at Joint Super B factory workshop, Honolulu 20 April 2005 T.Tsuboyama.
L1 CTT May 14, 2002 New Scheme for Tracking Marvin Johnson.
Increasing Field Integral between Velo and TT S. Blusk Sept 02, 2009 SU Group Meeting.
BTeV Trigger Architecture Vertex 2002, Nov. 4-8 Michael Wang, Fermilab (for the BTeV collaboration)
Samuel Silverstein Stockholm University L1Calo upgrade discussion Overview Issues  Latency  Rates  Schedule Proposed upgrade strategy R&D.
Performance of the DZero Layer 0 Detector Marvin Johnson For the DZero Silicon Group.
FTK poster F. Crescioli Alberto Annovi
The Track-Finding Processor for the Level-1 Trigger of the CMS Endcap Muon System D.Acosta, A.Madorsky, B.Scurlock, S.M.Wang University of Florida A.Atamanchuk,
Tracking at the ATLAS LVL2 Trigger Athens – HEP2003 Nikos Konstantinidis University College London.
Proposal by the Numbers 3 Trigger layers (plus 2 “short” layers) provide full coverage to eta=??? in 15 degree sectors Hits collected in real time, sent.
Faster tracking in hadron collider experiments  The problem  The solution  Conclusions Hans Drevermann (CERN) Nikos Konstantinidis ( Santa Cruz)
U N C L A S S I F I E D FVTX Detector Readout Concept S. Butsyk For LANL P-25 group.
CMS Upgrade Workshop, November 2008 H. W. K. Cheung (FNAL) 1 Simulation WG Summary There was no actual separate Simulation Working Group/sessions.
David Emschermann CBM Collaboration Meeting - GSI – 12/04/2010 TRD geometry in CBMroot and conclusions for detector module design David Emschermann Institut.
LAV Software Status Emanuele Leonardi – Tommaso Spadaro Photon Veto WG meeting – 2015/03/24.
Phase 2 Tracker R&D Background: Initial work was in the context of the long barrel on local tracklet- based designs. designs of support structures and.
14/6/2000 End Cap Muon Trigger Review at CERN 1 Muon Track Trigger Processing on Slave and Hi-pT Boards C.Fukunaga/Tokyo Metropolitan University TGC electronics.
A Pattern Recognition Scheme for Large Curvature Circular Tracks and Its FPGA Implementation Example Using Hash Sorter Jinyuan Wu and Z. Shi Fermi National.
Design and development of micro-strip stacked module prototypes for tracking at S-LHC Motivations Tracking detectors at future hadron colliders will operate.
LHCb VErtex LOcator & Displaced Vertex Trigger
Hit rate at high luminosity logical channels - ghosts – efficiency Toy Monte Carlo : # I have assumed a uniform particle distribution inside the TS # I.
Phase 2 Tracker R&D Background: Initial work was in the context of the long barrel on local tracklet- based designs. designs of support structures and.
G. Volpi - INFN Frascati ANIMMA Search for rare SM or predicted BSM processes push the colliders intensity to new frontiers Rare processes are overwhelmed.
Calorimeter in front of MUCh Mikhail Prokudin. Overview ► Geometry and acceptance ► Reconstruction procedure  Cluster finder algorithms  Preliminary.
Design Studies of the ATLAS Muon Level-1 Trigger based on the MDT Detector for the LHC Upgrade O.Sasaki, Y.Suzuki, K.Nagano, M.Ishino, M.Ikeno (KEK), K.Bendtz,
Digitization and hit reconstruction for Silicon Tracker in MarlinReco Sergey Shulga, Tatiana Ilicheva JINR, Dubna, Russia GSU, Gomel, Belarus LCWS07 30.
Overview of a Plan for Simulating a Tracking Trigger (Fermilab) Overview of a Plan for Simulating a Tracking Trigger Harry Cheung (Fermilab)
Anatoli Romaniouk, 3 March 2009 ACES Track trigger in ATLAS? Track trigger in ATLAS? Anatoli Romaniouk Moscow Physics and Engineering Institute.
Marcello Mannelli October 2011 Overview of CMS Tracking Trigger.
1 FTK AUX Design Review Functionality & Specifications M. Shochet November 11, 2014AUX design review.
Andrei Nomerotski, University of Oxford ILC VD Workshop, Menaggio 22 April 2008 SiD Vertex Detector.
The Detector Performance Study for the Barrel Section of the ATLAS Semiconductor Tracker (SCT) with Cosmic Rays Yoshikazu Nagai (Univ. of Tsukuba) For.
CMS Upgrade Workshop - Fermilab Trigger Studies Using Stacked Pixel Layers Mark Pesaresi
The SLHC CMS L1 Pixel Trigger & Detector Layout Wu, Jinyuan Fermilab April 2006.
TeV muons: from data handling to new physics phenomena Vladimir Palichik JINR, Dubna NEC’2009 Varna, September 07-14, 2009.
1 PP Minimum Bias Triggering Simulations Alan Dion Stony Brook University.
Leonardo Rossi INFN Genova - UTOPIA #12 0 What we have learned from UTOPIA so far? Defined a set of gauge histos to compare layouts Exercised on barrel-part.
LHCb upgrade Workshop, Oxford, Xavier Gremaud (EPFL, Switzerland)
3 May 2003, LHC2003 Symposium, FermiLab Tracking Performance in LHCb, Jeroen van Tilburg 1 Tracking performance in LHCb Tracking Performance Jeroen van.
Simulation Plan Discussion What are the priorities? – Higgs Factory? – 3-6 TeV energy frontier machine? What detector variants? – Basic detector would.
The BTeV Pixel Detector and Trigger System Simon Kwan Fermilab P.O. Box 500, Batavia, IL 60510, USA BEACH2002, June 29, 2002 Vancouver, Canada.
Mu3e Data Acquisition Ideas Dirk Wiedner July /5/20121Dirk Wiedner Mu3e meeting Zurich.
Off-Detector Processing for Phase II Track Trigger Ulrich Heintz (Brown University) for U.H., M. Narain (Brown U) M. Johnson, R. Lipton (Fermilab) E. Hazen,
Tracker Trigger System Marvin Johnson for the Tracker Trigger Group October 2009.
H.-G. Moser Max-Planck-Institut fuer Physik DEPFET Meeting Heidelberg Sept DEPFET Geometry for SuperBelle Sensor Geometry Pixel Pitch Constant/variable.
23/01/2009Andrew W. Rose1 SLHC Tracking Trigger Framework and Utilities Andrew Rose.
More technical description:
Some input to the discussion for the design requirements of the GridPixel Tracker and L1thack trigger. Here are some thoughts about possible detector layout.
2018/6/15 The Fast Tracker Real Time Processor and Its Impact on the Muon Isolation, Tau & b-Jet Online Selections at ATLAS Francesco Crescioli1 1University.
L1Calo upgrade discussion
Overview of the ATLAS Fast Tracker (FTK) (daughter of the very successful CDF SVT) July 24, 2008 M. Shochet.
Some basic ideas (not a solution)
ITEP /4/2010 – II Panda Russia Meeting – Maria Pia Bussa
Vertex 2005 November 7-11, 2005 Chuzenji Lake, Nikko, Japan
Pixel-strip-EMC tracker and DC option
The LHC collider in Geneva
The Silicon Track Trigger (STT) at DØ
Example of DAQ Trigger issues for the SoLID experiment
A Fast Hardware Tracker for the ATLAS Trigger System
The LHCb Level 1 trigger LHC Symposium, October 27, 2001
The LHCb VErtex LOcator
Presentation transcript:

Track Trigger Designs for Phase II Ulrich Heintz (Brown University) for U.H., M. Narain (Brown U) M. Johnson, R. Lipton (Fermilab) E. Hazen, S.X. Wu, (Boston U)

geometry assume long barrel design for tracker 10/28/2009Ulrich Heintz - CMS Upgrade Workshop2 IP Layer 1 -- Inner station Layer 2 -- Middle station Layer 3 Layer 4 Layer 5 Layer 4 Projection Layer 3 Projection 21 Z modules 28 Z modules 10 Z modules Z R Layers 3, 4, 5 Outer Station r=350 cm r=550 cm r=1100 cm BUT: many ideas also apply to geometries with less layers and to different low pT hit rejection schemes (e.g. cluster width)

doublet formation reject hits from low p T tracks on detector cluster adjacent pixels with hits  reject clusters >2 pixels wide require coincidences between clusters in two closely spaced modules in a stack  reject single clusters  reject doublets from soft tracks 10/28/2009Ulrich Heintz - CMS Upgrade Workshop3 Doublet (2-layer coincidence) x x x x x x x x x x x x x x x x x x x x r-  view of rod structure see Ron Lipton’s talk at track trigger session tomorrow for details on technical aspects

rates MC simulation (Laura Fields, Cornell U, track trigger session tomorrow)  cluster rate max 2 pixels wide  doublet rate 1 mm stack separation 2 GeV threshold 10/28/2009Ulrich Heintz - CMS Upgrade Workshop4 R = 35 cmR = 55 cmR = 110 z=0 44  1.6  0.2 MHz/cm 2  10 44  0.5 /xing/module R = 35 cmR = 55 cmR = 110 z=0  0.3  0.13  MHz/cm 2  0.7  0.3  0.06 /xing/module

number of fibers average rate over length of rod  1 / 2 max z=0 safety factor of  10  1.5 MHz/cm 2 in inner layer 42 modules in z  4200 cm 2 20 bits/doublet  250 Gb/s per sector per station (2 stacks) bandwidth of fiber links = 3.6 Gb/s  70 GBT per sector per station   5000 GBT for entire tracker 10/28/2009Ulrich Heintz - CMS Upgrade Workshop5

basic idea represent every possible hit combination by a logic “equation”: S 1i  S 1o  S 2i  S 2o  S 3i  S 3o  create a table of all possible equations in FPGAs  feed all hits for an event into the FPGAs  evaluate all equations simultaneously.  the equations which are satisfied correspond to the reconstructed tracks  timing dominated by time needed to load hits into FPGAs problem  too many equations  too many inputs  need to factor problem 10/28/2009Ulrich Heintz - CMS Upgrade Workshop6

sector structure trigger logic handles inputs from sectors n-1, n, n+1 active area of module  95 mm (  ) x 100 mm (z) sector size determines min p T for full acceptance 10/28/2009Ulrich Heintz - CMS Upgrade Workshop7 n n-1 n+1

minimum p T what is the minimum p T we need to trigger on? built into the hardware design need to decide soon  here assume 15 o sectors 10/28/2009Ulrich Heintz - CMS Upgrade Workshop8 min p T sector opening angle 2 GeV18 o 2.5 GeV15 o 5 GeV7.5 o  requires more/wider modules  lots of inputs but geometry easier  less inputs – makes trigger easier

tracklet formation combine doublets from the two stacks in each station to form tracklets  drop in rate by about factor 4 (but need  40 bits/tracklet)  for each stack in inner layer need to process data from two adjacent stacks in z in outer layer 10/28/2009Ulrich Heintz - CMS Upgrade Workshop9 Doublet (2-layer coincidence) Tracklet (4-layer coincidence with P T validation) x x x x x x x x x x x x x x x x x x x x

n n-1 n+1 equation count assume azimuthal position resolution  0.1 mm number of  positions per sector:   2900 in outer station   1450 in middle station (for each outer station position) number of equations   2900 * 1450 = 4,200,000  too many equations for single chip number of fibers  210 fibers from each sector  too many inputs for single chip divide outer station into 12 sub-sectors  route tracklets from inner and middle stations to subsectors using interaction point and p T 10/28/2009Ulrich Heintz - CMS Upgrade Workshop10

sector processor 10/28/2009Ulrich Heintz - CMS Upgrade Workshop11 5 FPGAs inner station (doublets) 70 5 FPGAs middle station (doublets) 70 6 FPGAs outer station (doublets) 70 3 FPGAs (tracklets) 35 3 FPGAs (tracklets) FPGAs inner and middle station tracklets from sector n-1 inner and middle station tracklets from sector n tracks out 12 subsector blocks tracklet blocks sorter blocks

sector processor outer station  no pT information required for sorting  no need to form tracklets in outer station  robust against inefficient sensors  number of equations in each sector  4,200,000/12  350,000 middle and inner stations  loose entire station if there is an inefficient sensor solution  in parallel sort into 12 subsectors anchored in middle layer and into 12 subsectors anchored in inner layer  robust against inefficient sensors in any layer 10/28/2009Ulrich Heintz - CMS Upgrade Workshop12

sector processor for each trigger specify number of tracklets and doublets  accept tracks with 3 tracklets 2 tracklets and 0 or 1 doublets 1 tracklet and 0 or 1 doublets do r-  tracks satisfy track equations in z? remove duplicate tracks 10/28/2009Ulrich Heintz - CMS Upgrade Workshop13

summary 3 trigger stations provide full coverage for tracks with p T >2.5 GeV in 15 o sectors hits collected in real time, sent off-detector on  5000 optical fibers at 3 Gb/s all possible track equations for each sector evaluated in parallel using FPGAs in USC to produce inputs for L1 total of  2000 large FPGAs needed to build this using current technology 10/28/2009Ulrich Heintz - CMS Upgrade Workshop14

next steps robust against hardware failures very powerful pattern recognition  large channel count, power, mass need MC simulations implementing specific algorithms verify rate estimates with LHC data  do we really need 6 trigger layers?  what is the smallest number of trigger layers needed? 10/28/2009Ulrich Heintz - CMS Upgrade Workshop15