Fall 2006 1 EE 333 Lillevik333f06-a1 University of Portland School of Engineering EE 333 Exam 1 September 28, 2006 Instructions 1.Print your name, student.

Slides:



Advertisements
Similar presentations
Goal: Write Programs in Assembly
Advertisements

CS/COE0447 Computer Organization & Assembly Language
MIPS processor continued. Review Different parts in the processor should be connected appropriately to be able to carry out the functions. Connections.
Fall EE 333 Lillevik480f05-a3 University of Portland School of Engineering EE 333 Final Exam December 15, 2005 Instructions 1.Print your name, student.
Fall EE 333 Lillevik480f05-a2 University of Portland School of Engineering EE 333 Exam 2 November 10, 2005 Instructions 1.Print your name, student.
1 Datapath and Control (Multicycle datapath) CDA 3101 Discussion Section 11.
CIS 314 Fall 2005 MIPS Datapath (Single Cycle and Multi-Cycle)
Multicycle Datapath & Control Andreas Klappenecker CPSC321 Computer Architecture.
Fall EE 333 Lillevik 333f06-s3 University of Portland School of Engineering Computer Organization Final Exam Study Final Exam Tuesday, December.
Fall EE 333 Lillevik 333f06-l4 University of Portland School of Engineering Computer Organization Lecture 4 Assembly language programming ALU and.
Fall EE 333 Lillevik333f06-e2 University of Portland School of Engineering EE 333 Exam 2 November 9, 2006 Instructions 1.Print your name, student.
Fall 2007 MIPS Datapath (Single Cycle and Multi-Cycle)
The Processor 2 Andreas Klappenecker CPSC321 Computer Architecture.
ECE 4436ECE 5367 ISA I. ECE 4436ECE 5367 CPU = Seconds= Instructions x Cycles x Seconds Time Program Program Instruction Cycle CPU = Seconds= Instructions.
Datapath and Control Andreas Klappenecker CPSC321 Computer Architecture.
Processor I CPSC 321 Andreas Klappenecker. Midterm 1 Thursday, October 7, during the regular class time Covers all material up to that point History MIPS.
CS 300 – Lecture 6 Intro to Computer Architecture / Assembly Language Instructions.
Lecture Objectives: 1)Define the terms least significant bit and most significant bit. 2)Explain how unsigned integer numbers are represented in memory.
Fall EE 333 Lillevik 333f06-l7 University of Portland School of Engineering Computer Organization Lecture 7 ALU design MIPS data path.
COSC 3430 L08 Basic MIPS Architecture.1 COSC 3430 Computer Architecture Lecture 08 Processors Single cycle Datapath PH 3: Sections
Processor: Datapath and Control
CSCI 136 Lab 1: 135 Review.
Fall EE 333 Lillevik 333f06-l8 University of Portland School of Engineering Computer Organization Lecture 8 Detailed MIPS datapath Timing overview.
Fall EE 333 Lillevik333f06-s1 University of Portland School of Engineering Computer Organization Study Guide 1 Exam 1 Thursday, September 28 Closed.
Fall EE 333 Lillevik 333f06-l5 University of Portland School of Engineering Computer Organization Lecture 5 MIPS Instructions Loops Machine Instructions.
Fall EE 333 Lillevik 333f06-l17 University of Portland School of Engineering Computer Organization Lecture 17 Controller design Microprogramming.
Fall EE 333 Lillevik 333f06-l13 University of Portland School of Engineering Computer Organization Lecture 13 Controller implementations Register.
Exam 2 Review Two’s Complement Arithmetic Ripple carry ALU logic and performance Look-ahead techniques Basic multiplication and division ( non- restoring)
Computer Organization & Programming Chapter 6 Single Datapath CPU Architecture.
Computer Architecture Lecture 9 MIPS ALU and Data Paths Ralph Grishman Oct NYU.
EE 3755 Datapath Presented by Dr. Alexander Skavantzos.
Fall EE 333 Lillevik 333f06-l18 University of Portland School of Engineering Computer Organization Lecture 18 IF, ID, R-type microprogramming Exam.
Datapath and Control AddressInstruction Memory Write Data Reg Addr Register File ALU Data Memory Address Write Data Read Data PC Read Data Read Data.
1 CS/COE0447 Computer Organization & Assembly Language Chapter 5 Part 3.
Computer Architecture Lecture 6.  Our implementation of the MIPS is simplified memory-reference instructions: lw, sw arithmetic-logical instructions:
Design a MIPS Processor (II)
EE204 Computer Architecture
Exam-like questions.
CS161 – Design and Architecture of Computer Systems
CS 230: Computer Organization and Assembly Language
COMPUTER ARCHITECTURE & OPERATIONS I
EE 333 Exam 1 September 29, 2005 Answers Instructions Name Student ID
COMP541 Datapaths I Montek Singh Mar 28, 2012.
Introduction CPU performance factors
ELEN 468 Advanced Logic Design
Processor Architecture: Introduction to RISC Datapath (MIPS and Nios II) CSCE 230.
Processor (I).
CS/COE0447 Computer Organization & Assembly Language
CS170 Computer Organization and Architecture I
CS/COE0447 Computer Organization & Assembly Language
Computer Architecture & Operations I
MIPS Processor.
Datapath & Control MIPS
September 24 Test 1 review More programming
Rocky K. C. Chang 6 November 2017
The Processor Lecture 3.2: Building a Datapath with Control
Topic 5: Processor Architecture
Multicycle Approach We will be reusing functional units
COMS 361 Computer Organization
COSC 2021: Computer Organization Instructor: Dr. Amir Asif
Instruction encoding The ISA defines Format = Encoding
Simple Implementation
COMP541 Datapaths I Montek Singh Mar 18, 2010.
Instruction encoding The ISA defines Format = Encoding
Datapath and Control Exceptions
Instruction encoding The ISA defines Format = Encoding
COMS 361 Computer Organization
MIPS Processor.
Processor: Datapath and Control
CS/COE0447 Computer Organization & Assembly Language
Presentation transcript:

Fall EE 333 Lillevik333f06-a1 University of Portland School of Engineering EE 333 Exam 1 September 28, 2006 Instructions 1.Print your name, student ID, and seat in the above blanks. 2.This is a Closed Book exam. 3.Do all of the problems. They may vary in points but the total is 100. Questions are short answer and problems. 4.Do not use any additional pages of paper. If you run out of room, use the back sides. Do not remove the staple. 5.Please write clearly or print. Illegible or unreadable answers may not be graded for partial credit. 6.Mark your answer with a box or star. Name Student ID Seat Answers

Fall EE 333 Lillevik333f06-a1 University of Portland School of Engineering MIPS machine language (decimal) You may also use the following pseudo-instructions: la rdest, address lb rt, address sb rt, address

Fall EE 333 Lillevik333f06-a1 University of Portland School of Engineering MIPS architecture

Fall EE 333 Lillevik333f06-a1 University of Portland School of Engineering Problem 1, (10 pts) What are the five classic components of a computer and what do they do? 1) Memory: holds instructions and data 2) Datapath: routes information around computer 3) Input: brings information into computer 4) Output: takes information away from computer 5) Control: coordinates the activities of computer

Fall EE 333 Lillevik333f06-a1 University of Portland School of Engineering Problem 2, (10 pts) For the 16-bit hex number 0xff85 in two’s complement notation: A.What is it’s decimal value? B.What is it’s hex representation sign extended to 32-bits?

Fall EE 333 Lillevik333f06-a1 University of Portland School of Engineering Find the assembly instruction for: 0x ac Problem 3, (10 pts) oprsrtimmed sw$2, 16($4) rt rs

Fall EE 333 Lillevik333f06-a1 University of Portland School of Engineering Problem 4, (10 pts) For the MIPS assembly instruction div $9, $2 A.What is the op code? B.What is rs? C.What is rt? D.What is the function? E.What is machine instruction in hex? op = 0 rs = 9 rt = 2 func = 26 = 0x 1a x a

Fall EE 333 Lillevik333f06-a1 University of Portland School of Engineering Problem 5, (10 pts) Write a program segment for c = a + b

Fall EE 333 Lillevik333f06-a1 University of Portland School of Engineering Problem 6, (10 pts) AddressContents 0x c0x x x 2108ffff 0x x 1420fffd 0x x 48656c6c AddressByte 0x x20 0x d 0x00 0x x6c 0x f 0x24 0x x65 (hex) Find the memory byte in hex. memory

Fall EE 333 Lillevik333f06-a1 University of Portland School of Engineering Problem 7, (10 pts) FuncM C n S 3 S 2 S 1 S 0 AddL HH L L H XorH XL H H L Shift Left L HH H L L InvertH XL L Decre ment L HH H Complete the table below for LS181 ALU

Fall EE 333 Lillevik333f06-a1 University of Portland School of Engineering Problem 8, (10 pts) Design a “shift left logical” circuit that accepts a 16-bit input A and 2-bit shift amount Shamt that shifts A either 0, 1, 2, or 3 positions. Use only 16-bit shift left logical one position (SLL1) circuits and 16-bit Muxes.

Fall EE 333 Lillevik333f06-a1 University of Portland School of Engineering Problem 9, (10 pts) Instruction Total Clocks Clock add $1, $2, $34xxxx beq $1, $2, label3xxx lw $1, offset ($2)5xxxxx sub $1, $2, $34xxxx sw $1, offset ($2)4xxxx j label3xxx 1 = Instruction Fetch 2 = Decode & Register Read 3 = Execution 4 = Memory Access 5 = Register Write For the MIPS architecture, complete the table

Fall EE 333 Lillevik333f06-a1 University of Portland School of Engineering Problem 10, (10 pts) Draw the trace for signal Sout

Fall EE 333 Lillevik333f06-a1 University of Portland School of Engineering Statistics ProbStdAve 1/ / / / / / / / / / Ave