IC-Brazil Program created by MCT in 2005

Slides:



Advertisements
Similar presentations
18 July 2001 Work In Progress – Not for Publication 2001 ITRS Test Chapter ITRS Test ITWG Mike Rodgers Don Edenfeld.
Advertisements

Industrial Testing Education at Undergraduate Level: A Datasheet and Diagnosis Labs Approach EWME2010 Béatrice Pradarelli / Laurent Latorre / Pascal Nouet.
Hong Kong Science Park HK$12 billion (US$1.5 billion) for HKSP Project in 3 Phases The Government has granted HK$3.3 billion for Phase I and HK$4 billion.
1 © 2004 Xanoptix, Inc Telecosm 2004 John Trezza.
TSMC Presentation by: David Bruns Jamie Runge Joe Peterson.
Eri Prasetyo Wibowo Universitas Gunadarma
Hong Kong Science and Technology Parks Corporation Source of Innovations – RFID opportunities in Hong Kong and Pearl River Delta.
TABLE OF CONTENTS System Plus Consulting is pleased to publish a reverse costing report on the SJEP170R550 silicon carbide (SiC) power transistor from.
MICROELETTRONICA Design methodologies Lection 8. Design methodologies (general) Three domains –Behavior –Structural –physic Three levels inside –Architectural.
Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007.
Basic principles in product engineering Professor Y. C. Chan Chair Professor of Electronic Engineering Engineers in Society ( EE3014 ) Lecture Series.
07 Feb Feb Contribution to IBPOWER Presentation WP 4.
CSCE 613: Fundamentals of VLSI Chip Design
LabVIEW Design of Digital Integrated Circuits FPGA IC Implantation.
1 Copyright 2003 © Hong Kong Science & Technology Parks Corporation Rev.2 6/1/2003 Presented by: S W Cheung, Vice President, Business Development and Technology.
1 The only Israeli Semiconductor Foundry Tower Semiconductor.
Budapest University of Technology & Economy Department of Electron Devices.
Digital Circuit Implementation. Wafers and Chips  Integrated circuit (IC) chips are manufactured on silicon wafers  Transistors are placed on the wafers.
Company History Global Tecnologia em Reparos was founded back on July 1996, focusing his activities on the Pay TV segment, repairing all kind of electronic.
R. Kluit Electronics Department Nikhef, Amsterdam. Integrated Circuit Design.
Association of University Research Parks, 2012 © Best Practices in Technopark Management Association of University Research Parks, 2012©
Título do capítulo An international center of excellence in human resources, research and technology generation in the fields of Computer Science and Engineering.
ECEn 191 – New Student Seminar - Session 5: Integrated Circuits Integrated Circuits ECEn 191 New Student Seminar.
OverviewOverview – Preparation – Day in the Life – Earnings – Employment – Career Path Forecast – ResourcesPreparationDay in the LifeEarningsEmploymentCareer.
Diliman – Katipunan “Silicon Alley” KATIPUNANAVEKATIPUNANAVE Ateneo de Manila University CP GARCIA AVE University of the Philippines ACADEMIC OVAL KEY.
Toshiba Understanding Costs of Chip Design and Manufacture Peter Hsu, Ph.D. Chief Architect Microprocessor Development Toshiba America Electronics Components,
Design and Implementation of VLSI Systems (EN1600) lecture01 Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Weste/Addison.
Silicon Solutions for the Real WorldTU Sofia 2006 – Slide 2 2 A Skilled Global Company Manufacturing Design Engineers Sales/Design Worldwide Headquarters*
Yves Bertrand, Marie-Lise Flottes, LIRMM Montpellier
Globalpress Electronics Summit
Introduction to ASIC Design
Introduction to Computer Engineering ECE/CS 252, Fall 2007 Prof. Mikko Lipasti Department of Electrical and Computer Engineering University of Wisconsin.
I N V E N T I V EI N V E N T I V E EDA360 - Is End-to-End Design a Riddle, a Rebus, or a Reality? April 6, 2011.
WP1 WP2 WP3 WP4 WP5 COORDINATOR WORK PACKAGE LDR RESEARCHER ACEOLE MID TERM REVIEW CERN 3 RD AUGUST 2010 Michał Bochenek Work Package 3: On-Detector Power.
Laboratory of Integrated Systems Polytechnic School University of São Paulo Polytechnic School University of São Paulo.
Semiconductor Investment Attraction Case Policies for Investment Workshop Vienna, June 2011.
11 Workshop on Information Technology March Shanghaï CONFIDENTIAL Architectures & Digital IC design.
M. McCorquodale University of Michigan Electrical Engineering & Computer Science Mobius Integrated Systems Corporation Ann Arbor, MI January, 2001 Michael.
VLSI & ECAD LAB Introduction.
2 nd Annual Babcock/Eno River Capital Elevator Competition March 31, 2001 Michael McCorquodale, Chief Executive Officer Mobius Integrated Systems Corporation.
Linear Dimensions Semiconductor Analog & Mixed Signal Integrated Circuit Design & Manufacturing.
CSE 494: Electronic Design Automation Lecture 2 VLSI Design, Physical Design Automation, Design Styles.
Engineering and Physical Sciences Research Council Towards an Intelligent Information Infrastructure (TI 3 ) ENGINEERING AND PHYSICAL SCIENCES RESEARCH.
Pryor-Hale Business Plan Competition April 18, 2001 Michael McCorquodale, Chief Executive Officer Keith Kraver, Chief Technical Officer Mobius Integrated.
Testability of Analogue Macrocells Embedded in System-on-Chip Workshop on the Testing of High Resolution Mixed Signal Interfaces Held in conjunction with.
MANISH GUPTA. Presentation Outline Introduction Motivation Content Expected Impact Funding Schemes & Budget.
The Brazilian Information Technology Institute and the Software Product Quality Evaluation Method MEDE-PROS Romildo Monte Budapest, June 7, 2001 Science.
SEMICONDUCTOR DEVICE FABRICATION AN OVERVIEW Presented to EE September 2015 by Stan Burns MWAH 153.
Trends in IC technology and design J. Christiansen CERN - EP/MIC
IC Design / Development Support Centre
CERN MIC Support for HEP Microelectronics Designers A. Marchioro / CERN-PH EUDET Meeting - December 14 th 2005.
Microelectronics for HEP A. Marchioro / CERN-PH-ESE.
R. Kluit Electronics Department Nikhef, Amsterdam. Integrated Circuit Design.
Defining The Future Through Partnerships Taiwan-India Joint Business Council Meeting Sep 8, 2014 G. Badri Narayanan Head - Sales & Marketing Natronix Semiconductor.
Custom ICs for Radiation Detection & Imaging
IC-Brazil Ecosystem Oscar Salviano CTI Renato Archer Campinas-SP, Brazil 2014.
Dirk Beernaert European Commission Head of Unit Nanoelectronics EC Programmes in Micro & nanoelectronics A way to a bright future? EU 2020, KET, H2020,
EE141 © Digital Integrated Circuits 2nd Introduction 1 EE4271 VLSI Design Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital.
SEMICONDUCTOR DEVICE FABRICATION
• Very pure silicon and germanium were manufactured
Mechatronics Assignment#1 Topic: MEMS ACTUATORS Prepared by: Sandeep Sharma Dept of Electrical and Computer Engineering Utah State University.
EWLP 309-pin by Casio Micronics – Fujitsu
Frank Center Slide Tutorial
Freescale Semiconductor LLC, Moscow at a Glance
Michael Fancher Director, NYS Center for Advanced Technology in Nanoelectronics & Nanomaterials Associate Professor of Nanoeconomics.
Big Picture for Lab 5 Lab 5 Review with TA Course Wrap-up
數位IC設計 Pei-Yin Chen, 陳培殷.
CHIP DESIGNING GROUP MEMBERS :- Varunavi Neharika Daksh Anubhav
• Very pure silicon and germanium were manufactured
HETiA is Greece’s alliance of highly innovative industrial and academic performers, promoting digital technology proliferation and entrepreneurship in.
Presentation transcript:

IC-Brazil Program created by MCT in 2005 Elimine o RETÂNGULO de TEXTO e INSIRA o logotipo da DH. Jacobus W. Swart CTI 1

Outline Vision & Activities Organization Design houses Manufacturing Training HR Opportunities Tópicos da Apresentação 2

Vision & Objectives To promote the development of an ecosystem in microelectronics in Brazil and the insertion of Brazil in the semiconductor market Promote local IC companies Attraction of international companies E.g., Freescale – today 200 IC designers Smart - Back-end fabrication Promote electronics innovation Synergy with other governmental incentives: Informatics law PADIS – new program for semiconductors and displays Subvention programs by FINEP and BNDES

Activities Support for design houses Support for fabrication: Wafer fabrication Packaging and Testing of IC´s IC design training program 4

IC-Brazil Organization Steering Committee & 3 sub-committees Infrastructure Education Business Executive Office Located at CTI, Campinas 5

Design Houses 7 Design Houses Already in Operation 6

Design Houses Cadence's Tool Training Fellowships in the first years Infrastructure Workstations Cadence's Software Tools Cadence's Tool Training Fellowships in the first years Current 97 fellowships for 133 designers IC Design IP Library Comercial Designs: 19 finished & 18 in progress Next steps: growth of existing DH´s and increase number to 15 DH´s until 2010 7

LINCS-CETENE Team: Expertise: 25 designers 5 trainees Modeling in System C Design with Verilog-VHDL RTL Functional verification using SCV Prototyping with FPGA (Altera) Silicon layout (Cadence)

100% first time silicon success LINCS - CETENE PORTIFÓLIO 100% first time silicon success e first price at IP/SoC 2006. CAIP - Controle Automático de Iluminação Pública www.lincs.org.br/chips

Design House - CTI DH CTI Technologies: Mixed analog- digital IC design Mixed RF and RFID Mixed Smart Power SoCs: FPGA and Structured ASICS Some Figures Human Resource – 25 designers Infrastructure: 400 m2 ( ~ 4500 sq ft) Lab area 50 workstations Tools: Cadence, Mentor Graphics, Altera, ... Projects & Services Intelbras FINEP/VAEE Intelbras FINEP/IPSVAEE CIS Eletrônica FINEP/DECOD ICs, Sensors, FPGAs, … DH CTI Foundries Relationship IBM BiCMOS technology 0,35um and 0,18um – Analog and RF XFAB 1um, 0,6um, 0,35um and 0,18um – Analog, RF, HV (650V), Sensor and MEMs Austriamicrosystems CMOS & BiCMOS 0,35um – Analog, RF NEC – Structured ASICs

LSITEC Analog & Mixed Mode Design Digital ASIC / FPGA 25 design engineers working in two offices: Sao Paulo (SPO) Salvador (SO, Bahia State) 70% with MsC or PhD 2 Engineers have more than 15 years experience in US design companies www.lsitec.org.br

Response Time to Repair has been reduced by 2/3 IC Design Signaling device, battery operated, to identify power interruptions in high power transmission lines Outcome Response Time to Repair has been reduced by 2/3 Mixed Mode IC developed in 3 months, from specs to tapeout Layout (left) and under test (right) Industrial production starts on April 2008 (using smd package)

Manufacturing Wafer fabrication: Packaging Testing foundries CEITEC: 0.6 µm CMOS, start 2009 Packaging Service providers CTI Testing CTI and others 13

CEITEC – Wafer Fab and Design Center 1 2 Building 2 - 5.100 m2 Design Center Marketing Process engineering Technological incubator Training Facilities Building 1 - 9.600 m2 2.000 m2 Clean rooms of production and training (800 m2 class100)‏ 4.000 wafers/month (200 a 15.000 chips/ wafers)‏

Packaging at CTI Small scale ceramic packaging – engineering phase of IC design Chip on Board (COB) technology for prototyping; Packaging of sensors and SAW devices Microsoldering of Al and Au wires Special dicing for different substrates: Si, GaAs, Al2O3, LiNbO3, glass, quartz, circuit boards, etc.

Characterization and Failure Analysis Teradyne MicroFlex tester Logic analyzer-HP16500B Wafer prober – Micromanipulator 6400 Optical Microscope SEM w. EDX/WDS FIB/SEM dual beam (@ CCS-UNICAMP)

Reliability and Certification Thermal cycling chamber Vötsch 7012 Climatic chamber – Vötsch 7033 Burn-in Sample preparation

Training Program Cadence's Partnership 1 Yr. Training Program (Digital, Analog & RF) Certification of Brazilian Instructors Objective ~ 1.500 designers in 3 to 4 years First Training Centers in Porto Alegre and Campinas 18

Training Program 4 Training Centers CT#1 – Porto Alegre, RS (Started on April 2008) CT#2 – Campinas, SP (Started on August 2008) CT#3 – TBD (On July 2009) CT#4 – TBD (On January 2010) 400 students per year from 2009 Phases 4 months – Theory & Tool Training 8 months – Specific Commercial Project Instructors & Training Content 1st year – Cadence's Team Training Content Designed by Cadence 19

Additional Training Master & PhD programs in Brazil – estimate: 100 MSc + 40 PhD / year. One year master program in France: university & ST Microelectronics – 12 students / year On the job training at Freescale: 24 engineers

Opportunities DHs have strong demand for designers In the Training Centers Lectures Instructors Lab Assistants Team Leaders New Network Program: SIBRATEC Microelectronics Electronics Products Quality Photovoltaics 21

Financial Support 22

Centro de Tecnologia da Informação Renato Archer Figures: Campus area = 320.000 m2 Building area = 14.000 m2 People = 300 www.ci-brasil.gov.br WWW.CTI.GOV.BR jacobus.swart@cti.gov.br