Aug 20071 Data/Clock Synchronization Fourteen ways to fool your synchronizer Ginosar, R.; Asynchronous Circuits and Systems, 2003. Proceedings. Ninth International.

Slides:



Advertisements
Similar presentations
D-Type Flip Flops Benchmark Companies Inc PO Box
Advertisements

Tutorial 2 Sequential Logic. Registers A register is basically a D Flip-Flop A D Flip Flop has 3 basic ports. D, Q, and Clock.
1 Lecture 16 Timing  Terminology  Timing issues  Asynchronous inputs.
Synchronous Counters with SSI Gates
Data Synchronization Issues in GALS SoCs Rostislav (Reuven) Dobkin and Ran Ginosar Technion Christos P. Sotiriou FORTH ICS- FORTH.
Modern VLSI Design 4e: Chapter 5 Copyright  2008 Wayne Wolf Topics n Performance analysis of sequential machines.
Counters Chapter 17 Subject: Digital System Year: 2009.
Synchronization Hierarchy & Some Ways to Fool Your Synchronizer University of Tehran VLSI Course By: Mahshid Sedghy.
Synchronous Digital Design Methodology and Guidelines
1 Digital Design: State Machines Timing Behavior Credits : Slides adapted from: J.F. Wakerly, Digital Design, 4/e, Prentice Hall, 2006 C.H. Roth, Fundamentals.
Assume array size is 256 (mult: 4ns, add: 2ns)
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 6 –Selected Design Topics Part 3 – Asynchronous.
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE Senior Design I Lecture 11 - Timing and Metastability.
Embedded Systems Hardware:
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE Senior Design I Lecture 12 - Metastability.
Asynchronous Input Example Program counter normally increments, jumps to address of interrupt subroutine on asynchronous interrupt How many states can.
Timing in Sequential circuits – Stabilization time of a latch Assume that: t hl,1 = t lh,1 = t hl,2 = t lh,2 = 1 time unit 1 2.
CS 151 Digital Systems Design Lecture 20 Sequential Circuits: Flip flops.
1 EE365 Synchronous Design Methodology Asynchronous Inputs Synchronizers and Metastability.
CS 140L Lecture 4 Professor CK Cheng 10/22/02. 1)F-F 2)Shift register 3)Counter (Asynchronous) 4)Counter (Synchronous)
111/9/2005EE 108A Lecture 13 (c) 2005 W. J. Dally EE108A Lecture 13: Metastability and Synchronization Failure (or When Good Flip-Flops go Bad)
Flip-Flops.
1 CSE370, Lecture 16 Lecture 19 u Logistics n HW5 is due today (full credit today, 20% off Monday 10:29am, Solutions up Monday 10:30am) n HW6 is due Wednesday.
© 2010 Blended Integrated Circuit Systems, LLC Tom Chaney, Dave Zar, Metastability (What?) TexPoint fonts used in.
© BYU 18 ASYNCH Page 1 ECEn 224 Handling Asynchronous Inputs.
Asynchronous Sequential Circuit Design  SSC versus ASC  Asynchronous Sequential Machine Modes Prepared By AJIT SARAF.
ADVANCED DIGITAL DESIGN DESIGN EXERCISE I Metastability Measurement and Analysis.
Final Presentation Winter 2010 Performed by: Tomer Michaeli Liav Cohen Supervisor: Shlomo Beer Gingold In collaboration with: characterization.
Flip Flop Chapter 15 Subject: Digital System Year: 2009.
1 COMP541 Sequential Circuits Montek Singh Feb 1, 2007.
© BYU 11b MSFF Page 1 ECEn 224 MSFF Master/Slave Flip Flops.
SoC Clock Synchronizers Project Elihai Maicas Harel Mechlovitz Characterization Presentation.
Flip Flops 4.1 Latches and Flip-Flops 4 ©Paul Godin Created September 2007 Last edit Sept 2009.
D Flip Flop. Also called: Delay FF Data FF D-type Latches ‘Delayed 1 Clock Pulse’
Counters and registers Eng.Maha Alqubali. Registers Registers are groups of flip-flops, where each flip- flop is capable of storing one bit of information.
Performed by: Tomer Michaeli Liav Cohen Instructor: Shlomo Beer Gingold Cooperated with: המעבדה למערכות ספרתיות מהירות High speed digital.
DIGITAL LOGIC CIRCUITS 조수경 DIGITAL LOGIC CIRCUITS.
Overview Part 1 – The Design Space
Summary Latch & Flip-Flop
Flip-Flops and Related Devices
Sequential Logic Combinational logic:
Digital Design Jeff Kautzer Univ Wis Milw.
Introduction to Advanced Digital Design (14 Marks)
Clock in Digital Systems
Sequential Logic Counters and Registers
Sequential Circuit: Counter
Digital Design Lecture 9
DR S. & S.S. GHANDHY ENGINEENRING COLLEGE
CISE204: Design of Digital Systems Lecture 18 : Sequential Circuits
D Flip-Flop.
Introduction to Sequential Logic Design
Sequential logic circuits
CSE 370 – Winter Sequential Logic-2 - 1
Flip-Flop Applications
Elec 2607 Digital Switching Circuits
Flip-Flop Applications
Lecture No. 24 Sequential Logic.
Topics Performance analysis..
CS341 Digital Logic and Computer Organization F2003
Digital Logic & Design Dr. Waseem Ikram Lecture No. 31.
332:437 Lecture 16 FSM Synchronizers
Latches and Flip-Flops
Metastability - When Good Flip-Flop Goes Bad: Causes and Cure
ECE 352 Digital System Fundamentals
332:437 Lecture 16 FSM Synchronizers
Lecture 19 Logistics Last lecture Today
332:437 Lecture 16 FSM Synchronizers
Synchronous Digital Design Methodology and Guidelines
CMPE212 Discussion 11/21/2014 Patrick Sykes
Synchronous Digital Design Methodology and Guidelines
Presentation transcript:

Aug Data/Clock Synchronization Fourteen ways to fool your synchronizer Ginosar, R.; Asynchronous Circuits and Systems, Proceedings. Ninth International Symposium on12-15 May 2003 Page(s): Digital Object Identifier /ASYNC

Aug Metastability If a data input to a latch/flip-flop does not meet setup/hold time requirement, output of latch/FF can become metastable (enter state between 0 and 1 for indeterminate period of time). When latching ASYNCHRONOUS data (data not synchronized to your clock), have to protect against this condition

Aug Two-flop Synchronizer Very safe synchronizer, but takes two clocks to receive data (long latency)

Aug Mean Time Between Failures for 2-flop Synchronizer tau – settling time constant of FF T – settling window – time between the two clock inputs to the two flops (clock period generally) Tw – parameter related to time window of susceptibility F A – synchronizer’s clock frequency F D – frequency of pushing data across the clock boundary MTBF is generally many EONS for 2-flop sync.

Aug Metastability numbers For 0.18 u process... Tw = 50 ps, tau = 10 ps, assume Fa = 200 Mhz, and data exchanged every 10 clock periods, then MTBF = e 500 / (2 * 10 5 ) = years. The age of the universe is years, so you should be safe.....

Aug Ignoring Metastability If you ignore metastablity, how often to does it occur? For 0.18 u process... Enter metastablity at rate of Tw x Fd x Fc Tw is about 50 ps, assume Fc = 200 MHz, and new data is sent every 1000 clock cycles (2000/sec = Fd), then get two metastability events per millisecond!