An Effective Floorplanning Algorithm in Mixed Mode Placement Integrated with Rectilinear- Shaped Optimization for Soft Blocks Changqi Yang, Xianlong Hong,

Slides:



Advertisements
Similar presentations
Analysis of Floorplanning Algorithm in EDA Tools
Advertisements

3D-STAF: Scalable Temperature and Leakage Aware Floorplanning for Three-Dimensional Integrated Circuits Pingqiang Zhou, Yuchun Ma, Zhouyuan Li, Robert.
Meng-Kai Hsu, Sheng Chou, Tzu-Hen Lin, and Yao-Wen Chang Electronics Engineering, National Taiwan University Routability Driven Analytical Placement for.
A Size Scaling Approach for Mixed-size Placement Kalliopi Tsota, Cheng-Kok Koh, Venkataramanan Balakrishnan School of Electrical and Computer Engineering.
Shuai Li and Cheng-Kok Koh School of Electrical and Computer Engineering, Purdue University West Lafayette, IN, Mixed Integer Programming Models.
Ripple: An Effective Routability-Driven Placer by Iterative Cell Movement Xu He, Tao Huang, Linfu Xiao, Haitong Tian, Guxin Cui and Evangeline F.Y. Young.
Paul Falkenstern and Yuan Xie Yao-Wen Chang Yu Wang Three-Dimensional Integrated Circuits (3D IC) Floorplan and Power/Ground Network Co-synthesis ASPDAC’10.
Coupling-Aware Length-Ratio- Matching Routing for Capacitor Arrays in Analog Integrated Circuits Kuan-Hsien Ho, Hung-Chih Ou, Yao-Wen Chang and Hui-Fang.
Consistent Placement of Macro-Blocks Using Floorplanning and Standard-Cell Placement Saurabh Adya Igor Markov (University of Michigan)
Congestion Driven Placement for VLSI Standard Cell Design Shawki Areibi and Zhen Yang School of Engineering, University of Guelph, Ontario, Canada December.
Multiobjective VLSI Cell Placement Using Distributed Simulated Evolution Algorithm Sadiq M. Sait, Mustafa I. Ali, Ali Zaidi.
Layer Assignment Algorithm for RLC Crosstalk Minimization Bin Liu, Yici Cai, Qiang Zhou, Xianlong Hong Tsinghua University.
38 th Design Automation Conference, Las Vegas, June 19, 2001 Creating and Exploiting Flexibility in Steiner Trees Elaheh Bozorgzadeh, Ryan Kastner, Majid.
Merging Synthesis With Layout For Soc Design -- Research Status Jinian Bian and Hongxi Xue Dept. Of Computer Science and Technology, Tsinghua University,
Processing Rate Optimization by Sequential System Floorplanning Jia Wang 1, Ping-Chih Wu 2, and Hai Zhou 1 1 Electrical Engineering & Computer Science.
Constrained Floorplanning Using Network Flows Teng Wang 05/04/2004.
POLAR 2.0: An Effective Routability-Driven Placer Chris Chu Tao Lin.
Floorplanning. Obtained by subdividing a given rectangle into smaller rectangles. Each smaller rectangle corresponds to a module.
Chip Planning 1. Introduction Chip Planning:  Deals with large modules with −known areas −fixed/changeable shapes −(possibly fixed locations for some.
1 ENTITY test is port a: in bit; end ENTITY test; DRC LVS ERC Circuit Design Functional Design and Logic Design Physical Design Physical Verification and.
Chih-Hung Lin, Kai-Cheng Wei VLSI CAD 2008
A Topology-based ECO Routing Methodology for Mask Cost Minimization Po-Hsun Wu, Shang-Ya Bai, and Tsung-Yi Ho Department of Computer Science and Information.
Area-I/O Flip-Chip Routing for Chip-Package Co-Design Progress Report 方家偉、張耀文、何冠賢 The Electronic Design Automation Laboratory Graduate Institute of Electronics.
Global Routing. Global routing:  To route all the nets, should consider capacities  Sequential −One net at a time  Concurrent −Order-independent 2.
Global Routing.
Pattern Selection based co-design of Floorplan and Power/Ground Network with Wiring Resource Optimization L. Li, Y. Ma, N. Xu, Y. Wang and X. Hong WuHan.
CAD for Physical Design of VLSI Circuits
1 Modern Floorplanning Based on Fast Simulated Annealing Tung-Chieh Chen* and Yao-Wen Chang* # Graduate Institute of Electronics Engineering* Department.
TSV-Aware Analytical Placement for 3D IC Designs Meng-Kai Hsu, Yao-Wen Chang, and Valerity Balabanov GIEE and EE department of NTU DAC 2011.
VLSI Physical Design: From Graph Partitioning to Timing Closure Chapter 5: Global Routing © KLMH Lienig 1 EECS 527 Paper Presentation High-Performance.
BSG-Route: A Length-Matching Router for General Topology T. Yan and M. D. F. Wong University of Illinois at Urbana-Champaign ICCAD 2008.
New Modeling Techniques for the Global Routing Problem Anthony Vannelli Department of Electrical and Computer Engineering University of Waterloo Waterloo,
Wire Planning with consideration of Electromigration and Interference Avoidance in Analog Circuits 演講者 : 黃信雄 龍華科技大學 電子工程系.
A NEW ECO TECHNOLOGY FOR FUNCTIONAL CHANGES AND REMOVING TIMING VIOLATIONS Jui-Hung Hung, Yao-Kai Yeh,Yung-Sheng Tseng and Tsai-Ming Hsieh Dept. of Information.
Bus-Driven Floorplanning Hua Xiang*, Xiaoping Tang +, Martin D. F. Wong* * Univ. Of Illinois at Urbana-Champaign + Cadence Design Systems Inc.
Gordian Placement Tool: Quadratic and Linear Problem Formulation Ryan Speelman Jason Gordon Steven Butt EE 201A
Quadratic and Linear WL Placement Using Quadratic Programming: Gordian & Gordian-L Shantanu Dutt ECE Dept., Univ. of Illinois at Chicago Acknowledgements:
Regularity-Constrained Floorplanning for Multi-Core Processors Xi Chen and Jiang Hu (Department of ECE Texas A&M University), Ning Xu (College of CST Wuhan.
CSE 494: Electronic Design Automation Lecture 2 VLSI Design, Physical Design Automation, Design Styles.
Massachusetts Institute of Technology 1 L14 – Physical Design Spring 2007 Ajay Joshi.
Modern VLSI Design 2e: Chapter 7 Copyright  1998 Prentice Hall PTR Topics n Block placement. n Global routing. n Switchbox routing.
Placement. Physical Design Cycle Partitioning Placement/ Floorplanning Placement/ Floorplanning Routing Break the circuit up into smaller segments Place.
Deferred Decision Making Enabled Fixed- Outline Floorplanner Jackey Z. Yan and Chris Chu DAC 2008.
Fishbone: A Block-Level Placement and Routing Scheme Fan Mo and Robert K. Brayton EECS, UC Berkeley.
Rectlinear Block Packing Using the O-tree Representation Yingxin Pang Koen Lampaert Mindspeed Technologies Chung-Kuan Cheng University of California, San.
1 A Min-Cost Flow Based Detailed Router for FPGAs Seokjin Lee *, Yongseok Cheon *, D. F. Wong + * The University of Texas at Austin + University of Illinois.
1 CS612 Algorithms for Electronic Design Automation CS 612 – Lecture 1 Course Overview Mustafa Ozdal Computer Engineering Department, Bilkent University.
Simultaneous Analog Placement and Routing with Current Flow and Current Density Considerations H.C. Ou, H.C.C. Chien and Y.W. Chang Electronics Engineering,
Routability-driven Floorplanning With Buffer Planning Chiu Wing Sham Evangeline F. Y. Young Department of Computer Science & Engineering The Chinese University.
LEMAR: A Novel Length Matching Routing Algorithm for Analog and Mixed Signal Circuits H. Yao, Y. Cai and Q. Gao EDA Lab, Department of CS, Tsinghua University,
By P.-H. Lin, H. Zhang, M.D.F. Wong, and Y.-W. Chang Presented by Lin Liu, Michigan Tech Based on “Thermal-Driven Analog Placement Considering Device Matching”
Unified Quadratic Programming Approach for Mixed Mode Placement Bo Yao, Hongyu Chen, Chung-Kuan Cheng, Nan-Chi Chou*, Lung-Tien Liu*, Peter Suaris* CSE.
Efficient Resource Allocation for Wireless Multicast De-Nian Yang, Member, IEEE Ming-Syan Chen, Fellow, IEEE IEEE Transactions on Mobile Computing, April.
VLSI Floorplanning and Planar Graphs prepared and Instructed by Shmuel Wimer Eng. Faculty, Bar-Ilan University July 2015VLSI Floor Planning and Planar.
Effective Linear Programming-Based Placement Techniques Sherief Reda UC San Diego Amit Chowdhary Intel Corporation.
CSE 144 Project. Overall Goal of the Project Implement a physical design tool for a two- row standard cell design
Dept. of Electronics Engineering & Institute of Electronics National Chiao Tung University Hsinchu, Taiwan ISPD’16 Generating Routing-Driven Power Distribution.
1 Chapter 5 Branch-and-bound Framework and Its Applications.
1 Double-Patterning Aware DSA Template Guided Cut Redistribution for Advanced 1-D Gridded Designs Zhi-Wen Lin and Yao-Wen Chang National Taiwan University.
Constrained ‘Modern’ Floorplanning
VLSI Physical Design Automation
ECE 565 VLSI Chip Design Styles
Chapter 7 – Specialized Routing
VLSI Quadratic Placement
2 University of California, Los Angeles
Sheqin Dong, Song Chen, Xianlong Hong EDA Lab., Tsinghua Univ. Beijing
Performance Optimization Global Routing with RLC Crosstalk Constraints
EE5780 Advanced VLSI Computer-Aided Design
EDA Lab., Tsinghua University
Department of Computer Science and Technology
Presentation transcript:

An Effective Floorplanning Algorithm in Mixed Mode Placement Integrated with Rectilinear- Shaped Optimization for Soft Blocks Changqi Yang, Xianlong Hong, Hannah Yang EDA Lab, Tsinghua University Strategic CAD Labs, Intel Corporation

Content Motivation Outline of the Floorplan Algorithm RSF Experimental Results Summary

Mixed Mode Placement Mixed Mode Placement (MMP) problem can be successfully solved by combining floorplanning and cell based placement according to circuit's hierarchy. Motivation – Partition – Floorplan – Placement

Floorplanning is the Key Stage in MMP Floorplanning is the key phase during the whole design stages of MMP because the shorter wire length of floorplanning can reduce the final wire length after global / detailed placement. Restricting virtual blocks’ shapes to be fixed or be rectangular will limit the quality of floorplanning. Motivation

Previous Works Soften virtual blocks by changing their width and height – 2000, Ma, “VLSI floorplanning with Fixed Topology” L/T shaped floorplanning – 2001, Ma, "Floorplanning with Abutment Constraints..." Grid-based floorplanning algorithm to optimize the shape of virtual blocks – 2000, Dinesh P. Mehta, "On the Use of Flexible,..." Lagrange Relaxation method to modify the shapes and dimensions of modules to fill up the unused area of a preliminary floorplanning – 2002, F.Y.Young, "Non-rectangular shaping and sizing..." Motivation

Virtual Block Virtual blocks are composed by standard cells. Virtual blocks’ features: – They can expand their area – They can be transformed into rectilinear-shape. – They connect to other blocks through virtual pins. Motivation

Main Flow Outline of Algorithm

RSO MBB - Minimal Bounding Box – The half-perimeter of this bounding box is corresponding to the minimal wire length of the net in half-perimeter mode MBBI – Minimal Bounding Box Intersection – The virtual pin can be allocated at the point of intersection between the MBB and the virtual block which the virtual pin belongs to DSA – Dead Space Attachment – RSO can reduce the wire length if it can result in the smaller MBB of nets. It starts from searching DSB during the packing and then attaches the DSB to the virtual blocks properly. Outline of Algorithm

MBB & MBBI The minimal wire length of a net is: Draw a MMB according to the formula MBB would retrogress to be a line Find MBB with rectilinear-shaped block by enumerating all MBB candidates among sub blocks and selecting the one with minimal perimeter. Outline of Algorithm

Find the Dead Space CBL is adopted as the representation of blocks’ topology. In CBL, all the dead-space blocks can be found during the process of packing. Outline of Algorithm

DSA Gain: Potential Gain: Outline of Algorithm

DSA Algorithm Algorithm DSA() DS: the set of DSB in packing { construct DS during packing according to lemma 3; for each D in DS do for each attachment do calculate G according to formula (2); calculate G ' according to formula (3); end for select an attachment A with maximal G; if G(A)>0 then complete this attachment; else select an attachment A with maximal G ' ; if G ' (A) > 0 then complete this attachment; end if end for } Outline of Algorithm

Results on MCNC Cases Experimental Results Name WireLen Min/Ave r Virtual # 20% Virtual #50% Virtual #100% Min/AverImpr (%)Min/AverImpr (%)Min/AverImpr (%) ami / / / / / / / 53.2 ami / / / / / / / 37.9 apte / / / / / / / 43.9 xerox / / / / / / / 55.5

Results on MMP Circuits#cells #macro blocks #nets Block area (average) /cell area(average) block block block block block Experimental Results

Results on MMP (2) Name HMMP WireLen MMP WireLen Impr( %) HMMP RTime(s) MMP RTime(s) block e61.608e block e61.435e block e61.409e block92.345e61.552e block e61.240e Experimental Results

Summary The floorplanning algorithm integrated with rectilinear-shaped optimization is effective. It can achieve good floorplanning quality when virtual blocks exist. The MMP involving the algorithm as its floorplanning stage can obtain better performance in final placement results Summary

Thank you!!!