1 Copyright Pericom Semiconductor 2007 Last Slide PERICOM CONFIDENTIAL INFORMATION SATA&SAS ReDriver Application Guide FAE Training Lingsan Quan Application.

Slides:



Advertisements
Similar presentations
Suspended Substrates and Their Applications in High Speed Communications By Ron Miller, Consultant, Signal Integrity Design, GHz Data, Newark California.
Advertisements

1 Designing for DVI General Applications Considerations.
May 9, Platform Design Considerations Eric Rosario Intel Corporation.
[ 1 ] LVDS links Servizio Elettronico Laboratori Frascati INFN - Laboratori Nazionali di Frascati G. Felici LVDS links.
1 FTK Rear Transition Module Mircea Bogdan The University of Chicago November 11, 2014 Board Review.
Time-domain Reflectometry (TDR) Measurements
Here’s a partial schematic we’ll use to illustrate the advantage of a ground plane. The idea is that an output pin on the microprocessor is driving an.
CPE495 Computer Engineering Design I Emil Jovanov Electrical and Computer Engineering The University of Alabama in Huntsville Introduction to PCB Design.
L1 Meeting 11/4/2004 – Mario Camuyrano BLS-to-ADF Transition System 230 ns 100 mV/div 200 ns/div Existing and proposed calorimeter trigger rack layouts.
Crosstalk Overview and Modes.
Printed Circuit Board Design
MB4 New compared with MB3: Digital drivers / transformer drivers options 14 OPAMPS instead of 4 Thinner coaxial cables Shorter umbilical Heater coil integrated.
May 17, Platform Design Considerations Jim Choate Intel Corporation.
Controlled Impedance An introduction (No electronics background required)
Design Team 6 Alex Volinski Derek Brower Phil Jaworski Jung-Chung Lu Matt Affeldt.
Link A/D converters and Microcontrollers using Long Transmission Lines John WU Precision Analog - Data Converter Applications Engineer
October 11, Platform Design Considerations Jim Choate Intel Corporation.
Differential Signals EECS 713 Project by Jay Fuller :) What are they? When to use them Traces, connectors, terminations, etc.
Layout Considerations of Non-Isolated Switching Mode Power Supply
VELO upgrade electronics – HYBRIDS Tony Smith University of Liverpool.
© 2001 By Default! A Free sample background from Slide 1 Gigabit Optical Ethernet ECE 4006C – Spring 2002 – G1 Team Ryan.
The printed circuit board (PCB) design
1 FTK Rear Transition Card Mircea Bogdan The University of Chicago March 12, 2013 Board Review.
Senior Design 4006C Group G7 Design Presentation 1394b – Receiver The new generation of FireWire. Luke Starnes (gte874d) Aparna Trimurty (gt9794a) Jeff.
Current ILC work at Fermilab Electrical Engineering Dept.
PCB Layout Introduction
Crosstalk Calculation and SLEM. 2 Crosstalk Calculation Topics  Crosstalk and Impedance  Superposition  Examples  SLEM.
CVD PCB, first steps. 15 mm 25 mm Chip area. No ground plane underneath the chip. Bulk isolated => only one ground line Power lines Connector: 11,1mm*2,1mm:
10/7/2015© X2Y Attenuators, LLC1. Common Mode Filters Test comparisons, X2Y ® versus CM Chokes and PI Filters 10/7/2015© X2Y Attenuators, LLC2.
TDS8000 and TDR Considerations to Help Solve Signal Integrity Issues.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 35: December 5, 2012 Transmission Lines.
PCB Layout Introduction
IPC Power Distribution Considerations A predominately important factor that should be considered in the design of a printed board is power distribution.
High Speed Interconnect Solutions HIROSE ELECTRIC IT3-32mm SI Report Three-Piece Mezzanine Connector for 20+ Gbps Applications October 29, 2009.
Developing fast clock source with deterministic jitter Final review – Part A Yulia Okunev Supervisor -Yossi Hipsh HS-DSL Laboratory, Dept. of Electrical.
SpecctraQuest Simulation Winter 2003/4 Final Presentation Date : Student : Kobi Ochayon Supervisor : Boaz Mizrachi.
Developing fast clock source with deterministic jitter Midterm review Yulia Okunev Supervisor -Yossi Hipsh HS-DSL Laboratory, Dept. of Electrical Engineering.
Two-stage amplifier status test buffer – to be replaced with IRSX i signal recent / final (hopefully) design uses load resistor and voltage gain stage.
12006 MAPLD International ConferenceSpaceWire 101 Seminar SpaceWire Physical Layer Issues 2006 MAPLD International Conference Washington, D.C. September.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 30: November 19, 2010 Crosstalk.
1 4 PCB: LEFT TOP 115 channels, LEFT BOTTOM (115), RIGHT TOP (106), RIGHT BOTTOM (106). For LEFT TOP board 115 channels we have: 115 smd connectors (AMP.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 33: November 20, 2013 Crosstalk.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 36: December 6, 2010 Transmission Lines.
Example Snapshots From Some Of The Signal Integrity Interactive Software Modules The following slides highlight some of the output graphs/plots from the.
Global Circuit Page 1  Basic Design Rule for Advanced PCB (1) 1. High speed current path Load Driving gate Current trace At low frequency current, follows.
1 Evaluation and Analysis of Connector Performance for the Spacewire Back Plane Koji Shibuya Keitaro Yamagishi Hideyuki Oh-hashi Seiichi Saito Masaharu.
EECS 713 Project Instructor: Prof. Allen Presented by: Chen Jia.
Effective Filtering of Common Mode Radiated Emissions
Interconnect II – Class 17
전자파 연구실 1. Fundamentals. 전자파 연구실 1.1 Frequency and time Passive circuit elements is emphasized in high speed digital design : Wires, PCB, IC- package.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 30: November 21, 2012 Crosstalk.
OpenPower 25Gbps Preliminary Reference Channels’ Details
Adapter Board Design Changes
Day 38: December 4, 2013 Transmission Lines Implications
Status and plans for the pigtails
Arria 10 External Memory Interface Board Guidelines
High-Speed Serial Link Layout Recommendations –
Task T - CMS at LHC Global Calorimeter Trigger
HPS Motherboard Electronic Design
Crosstalk Overview and Modes.
Stratix 10 External Memory Interface Board Guidelines
Day 33: November 19, 2014 Crosstalk
High-Speed Serial Link Layout Recommendations –
Day 31: November 23, 2011 Crosstalk
Crosstalk Overview and Modes.
Joe Trefilek Jeff Kubascik Paul Scheffler Matt Rockey
Solar Telematics System
Impedance & Bandwidth Measurements of '2-strip anode test plate'
Crosstalk Overview and Modes.
SAS-3: Microwave laminates for connector test cards
Presentation transcript:

1 Copyright Pericom Semiconductor 2007 Last Slide PERICOM CONFIDENTIAL INFORMATION SATA&SAS ReDriver Application Guide FAE Training Lingsan Quan Application Manager Aug, For Internal Use only

2 Copyright Pericom Semiconductor 2007 Last Slide PERICOM CONFIDENTIAL INFORMATION Why ReDriver is Required For Internal use only  Signal degradation Long Cable or Long PCB Trace Connector VIA Connector

3 Copyright Pericom Semiconductor 2007 Last Slide PERICOM CONFIDENTIAL INFORMATION Application Sample1_ReDriver on NB Docking For Internal use only

4 Copyright Pericom Semiconductor 2007 Last Slide PERICOM CONFIDENTIAL INFORMATION Application Sample2_ReDriver on Mid-plane Brd For Internal use only 2pcs PI2EQX6804-A in series on one Mid-plane Board: U1&U8 U8 U1 12 HDDs connected to Backplane Trace length: about 16inch between U1 and U8 Trace length: 2~5inch between U1 and HDD Trace length: 7~9inch between U8 and Intel Chipset Total 4pcs mid-plane boards with 4pcs MB in one system Intel Romley Platform

5 Copyright Pericom Semiconductor 2007 Last Slide PERICOM CONFIDENTIAL INFORMATION What ReDriver can not help to do For Internal use only  Reflection PCB Stub issue VIA Connector By-pass resistor Stub issue on Layout

6 Copyright Pericom Semiconductor 2007 Last Slide PERICOM CONFIDENTIAL INFORMATION How to Add by-pass Circuit for ReDriver For Internal use only  By-Pass Layout Not Good Better for co-layout to decrease the Stub

7 Copyright Pericom Semiconductor 2007 Last Slide PERICOM CONFIDENTIAL INFORMATION Layout Guide1 For Internal use only  Layout Considerations for Differential Pairs 1.The trace length miss-matching shall be less than 5 mils for the “+” and “–“ traces in the same pairs 2.Use wider trace width, with 100ohm differential impedance, to minimize the loss for long routes 3.Target differential Zo of 100ohm ±20% 4.More pair-to-pair spacing for minimal crosstalk coupling, it is recommended to have >3X gap spacing between differential pairs. 5.It is preferable to route differential lines exclusively on one layer of the board, particularly for the input traces 6.The use of vias should be avoided if possible, if vias must be used, they should be used sparingly and must be placed symmetrically for each side of a given differential pair. 7.Route the differential signals away from other signals and noise sources on the printed circuit board

8 Copyright Pericom Semiconductor 2007 Last Slide PERICOM CONFIDENTIAL INFORMATION Layout Guide2 For Internal use only  PCB layout trace routing

9 Copyright Pericom Semiconductor 2007 Last Slide PERICOM CONFIDENTIAL INFORMATION How to Apply Redriver’s Equalization, Swing and Emphasis For Internal use only Transition EyeNon Transition Eye

10 Copyright Pericom Semiconductor 2007 Last Slide PERICOM CONFIDENTIAL INFORMATION Pericom SATA/SAS Redriver Products_1 For Internal use only  One-Lane ReDriver: PI3EQX6701C/D/E, same PINOUT They have main difference as below, and have the same Swing and Emphasis control. They can work at 1.2V or 2.5V~3.3V power. PI3EQX6701CPI3EQX6701DPI3EQX6701E A_EQ Low1dB7dB1dB High4dB11dB4dB B_EQ Low1dB7dB High4dB11dB Application SelectionShort trace (<12inch) or cable (<50cm) at input of Channel A&B Long trace (<30inch) or cable (<1m) at input of Channel A&B Short trace or cable at input of Channel A Long trace or cable at input of Channel B

11 Copyright Pericom Semiconductor 2007 Last Slide PERICOM CONFIDENTIAL INFORMATION Pericom SATA/SAS Redriver Products_2 For Internal use only  One-Lane ReDriver: PI3EQX6741ST/STB, PI2EQX6741SL PI3EQX6741ST and PI2EQX6741SL have the difference at power consumption, but they have same pinout, PI3EQX6741STB. Is compatible with TI-SN75LVCP412-A. PI2EQX6741SLPI3EQX6741STPI3EQX6741STB Power Consum ption Voltage1.05V +3.3V Active Power(max.) 104.5mW 342mW Slumber mode15.4mW 50mW Standby1.1mW 3.6mW Application SelectionNB, docking Sever Storage Desktop They have Termination Detect Feature for HDD unplug lower power consumption as slumber mode.

12 Copyright Pericom Semiconductor 2007 Last Slide PERICOM CONFIDENTIAL INFORMATION Pericom SATA/SAS Redriver Products_3 For Internal use only  Four-Lane ReDriver: PI2EQX6804-A, PI2EQX6864-A PI2EQX6804-A and PI2EQX6864-A have the difference at setting control, and they also have different Pinout. PI2EQX6804-API2EQX6864-A Setting Control Pin strap ControlY N I2C ControlY Y Pinout 100-contact LFBGA56-contact TQFN For PI2EQX6864-A, pin strap control only has few step and is not suitable for real application. For I2C control, two parts have all the settings available, but they’re effective at the same time for four lanes.

13 Copyright Pericom Semiconductor 2007 Last Slide PERICOM CONFIDENTIAL INFORMATION Pericom SATA/SAS Redriver Products_4 For Internal use only  In the Next, we’ll have… One-Lane ReDriver: PI2EQX6811, with pin strap and I2C control Two-Lane ReDriver: PI2EQX6812, with I2C control Four-Lane ReDriver: PI2EQX6874, with I2C control for EACH channel PI2EQX6814, with I2C control for EACH channel

14 Copyright Pericom Semiconductor 2007 Last Slide PERICOM CONFIDENTIAL INFORMATION Application Feature in PI3EQX6741Sx Parts Note: 1, PI3EQX6741Sx has termination detect feature to decrease power consumption when external HDD is unplugged,. When external HDD is unplugged, the “HDD unplugged” current is only about 1.1mA. And when external HDD is plugged in, PI3EQX6741Sx can auto-wakeup for normal working. PI3EQX6741Sx For Internal use only  Termination Detect Feature_1 Waveform in the right is measured at single output of PI3EQX6741Sx before AC capacitors. It means there is no termination at Host or Device side.

15 Copyright Pericom Semiconductor 2007 Last Slide PERICOM CONFIDENTIAL INFORMATION Application Feature in PI3EQX6741Sx Parts For Internal use only  Termination Detect Feature_2 Waveform in the right is measured at differential output of PI3EQX6741Sx and Tdet_A# output. It means there is termination at Host or Device side (HDD or Host is plugged) When HDD is plugged SATA Signal Output Tdet_A# Output

16 Copyright Pericom Semiconductor 2007 Last Slide PERICOM CONFIDENTIAL INFORMATION I2C sequence in PI2EQX68x4-A Parts For Internal use only  I2C Write Sequence Waveform in the right is measured at differential output of PI3EQX6741Sx and Tdet_A# output. It means there is termination at Host or Device side (HDD or Host is plugged) There is ONE dummy byte to be added This is one sample for Write sequence at Address=C0 (A4, A1, A0 are pulled down) and Data byte[0..11]=00,00,F0,00,00,FF,FF,FF,00,00,00,EF. C0

17 Copyright Pericom Semiconductor 2007 Last Slide PERICOM CONFIDENTIAL INFORMATION I2C sequence in PI2EQX68x4-A Parts For Internal use only  I2C Read Sequence There is NO dummy byte. This is one sample for Read sequence at Address=C1 (A4, A1, A0 are pulled down) and Data byte[0..11]=08,00,F0,00,00,FF,FF,FF,00,00,00,EF. C1 Note: Byte0=08 means Channel-A2 has signal input.

18 Copyright Pericom Semiconductor 2007 Last Slide PERICOM CONFIDENTIAL INFORMATION Interop_UnifiedTest Update_1 For Internal use only  OOB Signaling Host COMRESET Host COMWAKE Device COMRESET Device COMWAKE 1 st OOB Burst

19 Copyright Pericom Semiconductor 2007 Last Slide PERICOM CONFIDENTIAL INFORMATION Interop_UnifiedTest Update_2 For Internal use only  OOB Signal Burst Requirement PASS CriteriaFail Criteria PASS/FAIL criteria information in SATA Compliance Test Spec-UTD

20 Copyright Pericom Semiconductor 2007 Last Slide PERICOM CONFIDENTIAL INFORMATION Interop_UnifiedTest Update_3 For Internal use only  1 st OOB Burst Signal Pericom PartCompetitor ReDriver Input ReDriver Output Note: 1, Competitor has 1 st OOB Burst distortion issue, it just has 64.7nS length. According to SATA compliance test spec (UTD ), the OOB burst length shall be at the range of 103.5~110.9nS. So it will be fail in Compliance test 2, PI3EQX6741Sx has BETTER 1 st OOB burst length which is 103.6nS.

21 Copyright Pericom Semiconductor 2007 Last Slide PERICOM CONFIDENTIAL INFORMATION Interop_UnifiedTest Update_4 For Internal use only  Differential Output Voltage for SATA G1&G2 It will be no problem in SATA compliance test

22 Copyright Pericom Semiconductor 2007 Last Slide PERICOM CONFIDENTIAL INFORMATION Interop_UnifiedTest Update_5 For Internal use only  Differential Output Voltage for SATA G3 PASSFail

23 Copyright Pericom Semiconductor 2007 Last Slide PERICOM CONFIDENTIAL INFORMATION Q&A Thanks For Internal use only