Camera debrief Christopher Stubbs DM All-Hands meeting 12 February 2015 1.

Slides:



Advertisements
Similar presentations
Toolkit for testing CCD cameras
Advertisements

18 Bit ADC Status Collaboration meeting May 18, 2007.
Controller Tests Stephen Kaye Controller Test Motivation Testing the controller before the next generation helps to shake out any remaining.
HIPPO, a Flexible Front-End Signal Processor for High-Speed Image Sensor Readout Carl Grace, Dario Gnani, Jean-Pierre Walder, and Bob Zheng June 10, 2011.
Lessons Learned from a Decade of SIDECAR ASIC Applications
STAR Pixel Detector Phase-1 testing. 22 Testing interrupted LBNL-IPHC 06/ LG Lena Weronika Szelezniak born on May 30, 2009 at 10:04 am weighing.
Sensors Interfacing.
Parameters to choose the CCD The CCD test bench *Temperature range : -55 to +40°C. *Stabilization : < 0.05°C/hour. *5 temperature probes : CCD and electronics.
Introduction to electronics lab ENGRI 1810 Using: Solderless prototype board (white board) Digital multimeter (DMM) Power Supply Signal Generator Oscilloscope.
In situ testing of detector controllers Roger Smith Caltech
The EMMA Turn-by-Turn BPM System A. Kalinin ASTeC Daresbury Laboratory STFC EMMA Commissioning Workshop Daresbury Laboratory, 21 May 2009.
Design and Implementation a 8 bits Pipeline Analog to Digital Converter in The Technology 0.6 μm CMOS Process Eri Prasetyo.
Status of Oxford Setup Matthew Chalk, Erik Devetak, Johan Fopma, Brian Hawes, Ben Jeffery, Nikhil Kundu, Andrei Nomerotski University of Oxford ( 18 August.
Chandra X-Ray Observatory CXC Paul Plucinsky EPIC Cal Nov ACIS Calibration: Planned Updates & Future Issues 2.ACIS Operations: Controlling the.
Aloha Proof Module Design Cabled Observatory Presentation School of Ocean and Earth Science and Technology February 2006.
1 Lab Equipment. 2 TopicSlides DC Power Supply3-4 Digital Multimeter5-8 Function Generator9-12 Scope – basic controls13-20 Scope – cursors21-24 Scope.
CCD testing Enver Alagoz 12 April CCD testing goals CCD testing is to learn how to – do dark noise characterization – do gain measurements – determine.
CCD and CCD readout : Engineering diagnostics during development, commissioning and operation Pierre Antilogus C. Juramy, H.Lebbolo, S. Russo, V.Tocut.
LSST Electronics Review – BNL, January LSST Electronics Review BNL January Raft Electronics Overview R. Van Berg Electronics Mini-Review.
LSST Electronics Review – BNL, January LSST Electronics Review BNL January Monitoring and Configuration R. Van Berg Electronics.
CCD Clocking and Biasing CABAC_0 : Design Test_0 : Design Pierre Antilogus (from a Hervé Lebbolo’s talk) BNL, Raft Electronic Workshop January 25 th 2012.
LSST electronic workshop BNL January 25-26, 2012 Measurements & Near Terms Plan in Paris Pierre Antilogus BNL, Raft Electronic Workshop January 26 th 2012.
MEDIPIX3 TESTING STATUS R. Ballabriga and X. Llopart.
Digital Correlated Double Sampling for ZTF Roger Smith and Stephen Kaye California Institute of Technology The digital equivalent of dual slope integration.
Development of Readout ASIC for FPCCD Vertex Detector 01 October 2009 Kennosuke.Itagaki Tohoku University.
Performance of SPIROC chips in SKIROC mode
LSST Electronics Review BNL January 25-26, LSST Electronics Review BNL January 25-26, 2012 Electronics Development Plan and Vertical Slice Test (VST)
Readout Electronics: SIDECAR ASIC Hardware
Science Impact of Sensor Effects or How well do we need to understand our CCDs? Tony Tyson.
1 System Description (2-4) Gains from single photo-electrons in vacuum at room temperature (5-8) Linearity Test at V in vacuum at room temperature.
LSST Electronics Review – BNL, January LSST Electronics Review BNL January Power & Voltage Plan R. Van Berg Electronics Mini-Review.
Differential Preamp Stephen Kaye New Preamp Design Motivation Move preamplifier from controller to the Vacuum Interface Board (VIB) Amplifies.
DCDS for roundtable Paul Jorden 10 Oct 2013 Scientific Detector Workshop, Florence e2vMatthew Bastable and others RAL Matthew Clapp and others.
Chris Parkes for VELO software Group VELO Software Overview & Shutdown Planning Organisation Milestones 3 Critical Areas.
1 CPC2-CPR2 Assemblies Testing Status Tim Woolliscroft.
Universal Time by IOTA-VTI GPS-ABC ADVS Dave Gault on behalf of T.A.C.O.S Presented to Trans-Tasman Symposium on Occultations No Friday, 18 th April.
10/26/20151 Observational Astrophysics I Astronomical detectors Kitchin pp
LSST Electronics Review – BNL, January LSST Electronics Review BNL January Electronics Development Plan Goals and Plans for
Shutter Inspection and Testing for new Teflon coated blades.
The Active Optics System S. Thomas and the AO team.
APS-2 Single Pixel Test 7 February 2008 V. Suntharalingam  The Pattern file to capture data from a 256x256 array was modified to address only one pixel.
Prototype CERN-option: simulation results Maria Elena Martin Albarran UCL et al.
Human vision The image is formed on retina (sítnice) –The light is focused on retina by lens (čočka) –Retina contains two types of receptors: rods (tyčinky)
PMT gain check at Indiana University. Test setup inside dark box LED white paper PMT # JT0298 channel #2 (per HPK numbering) OTHER CHANNELS MASKED WITH.
LCFI meeting 19 th August 2008 TESTING OF CPR2A Mirek Havranek, Peter Murray, Konstantin Stefanov, Stephen Thomas.
SPIROC update Felix Sefkow Most slides from Ludovic Raux HCAL main meeting April 18, 2007.
1 Status Report on ADC LPC Clermont-Ferrand Laurent ROYER, Samuel MANEN.
L.Royer – Calice Manchester – Sept A 12-bit cyclic ADC dedicated to the VFE electronics of Si-W Ecal Laurent ROYER, Samuel MANEN LPC Clermont-Ferrand.
SDW 2013 Cabling design for a CCD231 based camera Cabling Design for a CCD231 based camera Dr. Simon Tulloch University of Sheffield.
F Don Lincoln, Fermilab f Fermilab/Boeing Test Results for HiSTE-VI Don Lincoln Fermi National Accelerator Laboratory.
HCC Derived Clocks. Generated Clocks The HCC generates two clocks from the ePLL 160 MHz clocks and the chip 40 MHz clock, used as a reference: An 80 MHz.
SiPM from ST-Microelectronics Nepomuk Otte & Hector Romo Santa Cruz Institute for Particle Physics University of California, Santa Cruz
SKIROC ADC measurements and cyclic ADC LPC Clermont-Ferrand Laurent ROYER, Samuel MANEN Calice/Eudet electronic meeting Orsay June.
ASIC Development for Vertex Detector ’07 6/14 Y. Takubo (Tohoku university)
DESC meeting UPenn, June 2012 DESC Meeting UPenn, June 2012 LSST DESC Analysis: First Images Phil Marshall & Jeff Newman.
ILC-CAL Test status of HPK photon sensors Kobe-U Y.Tamura / K.Kawagoe Confidential: do not distribute outside.
FLASH RF gun developments. Sven Pfeiffer for the LLRF team FEL Seminar Hamburg,
SPM Users Basic Training August 2010 Lecture VIII – AC Imaging Modes: ACAFM and MAC Imaging methods using oscillating cantilevers.
1 Core Data Processing Software Plan Review – University of Washington, Seattle, WA – Sept th Data Management XXVIII IAU General Assembly.
V.Aulchenko 1,2, L.Shekhtman 1,2, B.Tolochko 3,2, V.Zhulanov 1,2 Budker Institute of Nuclear Physics, , Novosibirsk, Russia Novosibirsk State University,
Digitization at Feed Through R&D (2) Digitizer Performance Evaluation Student: John Odeghe ; SC State, Fermi Lab Intern Supervisor: JinYuan Wu; Fermi Lab.
Crashcourse Oscilloscope and Logic Analyzer By Christoph Zimmermann.
R&D activity dedicated to the VFE of the Si-W Ecal
V. Suntharalingam 5 February 2008
ZTF CCD and Controller Performance
LSST Camera Readout chip
VeLo Analog Line Status
Ali Ercan & Ulrich Barnhoefer
LSST Camera Detector Status
CLAS12 Timing Calibration
Presentation transcript:

Camera debrief Christopher Stubbs DM All-Hands meeting 12 February

1/3 RTM test O’Connor, Kuczewski, Juramy, Haupt 2/6/2015 2

Setup 3 CCD250 prototype sensors on CeSiC raft baseplate One REB2 + DREB1 in vertical slice (TS7) cryostat – 6X ASPIC3 – 6X CABAC0 REC mockup read_ccd_480kHz.ssf sequencer file: – 480kpix/s, no serials during exposure, fast clear once on startup Clock and bias settings: – OD/RD/GD 28/18/28 – Clocks +10/0, RG Setpoints: – RSA -100C – coldplate -10C 3

Flatfields ~170kADU 4

Image 5

PTC with polyfit(2) mean of sum image ADU Var of diff image ADU 2 Note: ½ of channels have different gain setting resistors populated on REB 6

Gains Black – chipA Red – chipB Green - chipC Black – top Red – bot 7 AB C Note: CCD B has lower sensitivity than A or C due to AR coating difference (see slide 8) Note: ½ of channels have different gain setting resistors populated on REB

480kpix/s gain 8

9 CCD C CCD B CCD A

480kpix/s noise Black – chipA Red – chipB Green - chipC 10 channel

Mean vs. exptime 11 Linearity Note: ½ of channels have different gain setting resistors populated on REB CCD A one ASPIC gain setting is 2X

“Sampling scope” diagnostic mode Using normal video channel ADCs, can measure repetitive waveforms by delaying the timing of the convert pulse on successive pixel cycles. LPNHE-provided firmware performs this automatically Can set ASPIC into “transparent “ mode to visualize CCD OS waveform Equivalent to an 18-bit, 100MHz sampling oscilloscope 12 voltage  reset feedthru reset level video level ramp down ramp up ASPIC reset

Notes REB-to-REC mounting is overconstrained – Many REB solderjoint problems REB temperatures in ASPIC/CABAC/ADC region ≈T coldplate + 20C; DREB temperature ≈ 20C warmer than REB To do: – Install x-ray sources – REB temperature study – Optimize timing at 550kpix/s using sampling scope mode – Measure crosstalk matrix – Exercise: CCD RTD temperature sensor Heater control Diagnostic ADC – Proceed to Phase 5 (full RTM) 13

stageon-projectoff-projectcoord & sign-off anomaly identificationsensor team SAWGcamera scientist SAWG lead characterization & parameterization DESC labsSAWG lead implementation in phosim phosim team validation of simulations DESC, SAWGSAWG lead, PST, TC compensation algorithm – image and/or catalog level DMDESC WG’s, other LSST WG’s PST, science teams compensation alg. assessment & validation DM, PSTDESC WG’sPST, science teams quantify residuals and systematic error DM, PSTDESC WG’sPST, science teams Wednesday Tuesday

BACKUP 15

Gain and noise comparison Black – POC Blue - JK 16

ratios 17

18