An Integrated ECC and Redundancy Repair Scheme for Memory Reliability Enhancement National Tsing Hua University Hsinchu, Taiwan Chin-Lung Su, Yi-Ting Yeh,

Slides:

Advertisements

Similar presentations

Defect Tolerance for Yield Enhancement of FPGA Interconnect Using Fine-grain and Coarse-grain Redundancy Anthony J. YuGuy G.F. Lemieux September 15, 2005.

Advertisements

MEMORY BIST by: Saeid Hashemi Mehrdad Falakparvaz

By WAN ZUHA WAN HASAN (UPM) DEPARTMENT OF ELECTRICAL, ELECTRONIC AND SYSTEM, FACULTY OF ENGINEERING UKM Supervised by PROF DR MASURI OTHMAN (UKM) Co-supervisor.

Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 31/22alt1 Lecture 31 System Test (Lecture 22alt in the Alternative Sequence) n Definition n Functional.

LEVERAGING ACCESS LOCALITY FOR THE EFFICIENT USE OF MULTIBIT ERROR-CORRECTING CODES IN L2 CACHE By Hongbin Sun, Nanning Zheng, and Tong Zhang Joseph Schneider.

Apr. 20, 2001VLSI Test: Bushnell-Agrawal/Lecture 311 Lecture 31 System Test n Definition n Functional test n Diagnostic test  Fault dictionary  Diagnostic.

Fault-Tolerant Systems Design Part 1.

COE 444 – Internetwork Design & Management Dr. Marwan Abu-Amara Computer Engineering Department King Fahd University of Petroleum and Minerals.

Built-In Self-Test for Field Programmable Gate Arrays funded by National Security Agency Chuck Stroud Electrical & Computer Engineering Auburn University.

(C) 2005 Daniel SorinDuke Computer Engineering Autonomic Computing via Dynamic Self-Repair Daniel J. Sorin Department of Electrical & Computer Engineering.

Designing Variation-Tolerance in Mixed-Signal Components of a System-on-Chip Wei Jiang and Vishwani D. Agrawal Electrical and Computer Engineering Auburn.

Copyright 2005, Agrawal & BushnellVLSI Test: Lecture 21alt1 Lecture 21alt BIST -- Built-In Self-Test (Alternative to Lectures 25, 26 and 27) n Definition.

Defect Tolerance for Yield Enhancement of FPGA Interconnect Using Fine-grain and Coarse-grain Redundancy Anthony J. Yu August 15, 2005.

Defect Tolerance for Yield Enhancement of FPGA Interconnect Using Fine-grain and Coarse-grain Redundancy Anthony J. Yu August 15, 2005.

BIST for Logic and Memory Resources in Virtex-4 FPGAs Sachin Dhingra, Daniel Milton, and Charles Stroud Electrical and Computer Engineering Auburn University.

DS - VI - FTM - 0 HUMBOLDT-UNIVERSITÄT ZU BERLIN INSTITUT FÜR INFORMATIK Dependable Systems Vorlesung 6 FAULT-TOLERANT AND FAULT-SECURE MEMORIES Wintersemester.

Copyright 2001, Agrawal & BushnellDay-1 AM Lecture 11 Design for Testability Theory and Practice January 15 – 17, 2005 Vishwani D. Agrawal James J. Danaher.

Slide 1/20 Fault Tolerant Approaches to Nanoelectronic Programmable Logic Arrays Authors: Wenjing Rao, Alex Orailoglu, Ramesh Karri Conference: DSN 2007.

Design for Testability Theory and Practice Lecture 11: BIST

Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 11 Lecture 1 Introduction n VLSI realization process n Verification and test n Ideal and real tests.

~ EDA lab ~ Interconnect Verification for SOC Jing-Yang Jou Department of Electronics Engineering National Chiao Tung University Hsinchu, Taiwan

1 Chapter Fault Tolerant Design of Digital Systems.

Designing Variation-Tolerance in Mixed-Signal Components of a System-on-Chip Wei Jiang and Vishwani D. Agrawal Electrical and Computer Engineering Auburn.

Copyright 2001, Agrawal & BushnellDay-2 PM Lecture 121 Design for Testability Theory and Practice Lecture 12: System Diagnosis n Definition n Functional.

Die-Hard SRAM Design Using Per-Column Timing Tracking

Build-In Self-Test of FPGA Interconnect Delay Faults Laboratory for Reliable Computing (LaRC) Electrical Engineering Department National Tsing Hua University.

Evaluation of Redundancy Analysis Algorithms for Repairable Embedded Memories by Simulation Laboratory for Reliable Computing (LaRC) Electrical Engineering.

Design Technology Center National Tsing Hua University Flash Memory Built-In Self-Test Using March-Like Algorithms Jen-Chieh Yeh, Chi-Feng Wu, Kuo-Liang.

IC-SOC STEAC: An SOC Test Integration Platform Cheng-Wen Wu.

FPGA Defect Tolerance: Impact of Granularity Anthony YuGuy Lemieux December 14, 2005.

Laboratory for Reliable Computing (LaRC) Department of Electrical Engineering National Tsing Hua University Hsinchu, Taiwan Flash Memory Built-In.

Thermal-Aware SoC Test Scheduling with Test Set Partitioning and Interleaving Zhiyuan He 1, Zebo Peng 1, Petru Eles 1 Paul Rosinger 2, Bashir M. Al-Hashimi.

Copyright 2001, Agrawal & BushnellDay-1 AM-1 Lecture 11 Testing Analog & Digital Products Dr. Vishwani D. Agrawal James J. Danaher Professor of Electrical.

TOPIC : Introduction to BIST and types of BIST

Laboratory of Reliable Computing Department of Electrical Engineering National Tsing Hua University Hsinchu, Taiwan Flash Memory Built-in Self-Test with.

EE 587 SoC Design & Test Partha Pande School of EECS Washington State University

Xiaodong Wang  Dilip Vasudevan Hsien-Hsin Sean Lee University of College Cork  Georgia Tech Global Built-In Self-Repair for 3D Memories with Redundancy.

Testimise projekteerimine: Labor 2 BIST Optimization

Presenter: Hong-Wei Zhuang On-Chip SOC Test Platform Design Based on IEEE 1500 Standard Very Large Scale Integration (VLSI) Systems, IEEE Transactions.

IBM S/390 Parallel Enterprise Server G5 fault tolerance: A historical perspective by L. Spainhower & T.A. Gregg Presented by Mahmut Yilmaz.

Reconfiguration Based Fault-Tolerant Systems Design - Survey of Approaches Jan Balach, Jan Balach, Ondřej Novák FIT, CTU in Prague MEMICS 2010.

CSE477 L28 DFT.1Irwin&Vijay, PSU, 2003 CSE477 VLSI Digital Circuits Fall 2003 Lecture 28: Design for Test Mary Jane Irwin ( )

Ob-Chip Networks and Testing1 On-Chip Networks and Testing-II.

Fault models Stuck-at Stuck-at-1 Reset coupling 0 0 Set coupling Inversion coupling Transition  /0 0 1 Transition  /1 1.

EE141 VLSI Test Principles and Architectures Ch. 9 - Memory Diagnosis & BISR - P. 1 1 Chapter 9 Memory Diagnosis and Built-In Self-Repair.

1 System-on-Chip (SoC) Testing An Introduction and Overview of IEEE 1500 Standard Testability Method for Embedded Core-based ICs.

Fault-Tolerant Systems Design Part 1.

Built-In Self-Test/Self-Diagnosis for RAMs

Synthesis Of Fault Tolerant Circuits For FSMs & RAMs Rajiv Garg Pradish Mathews Darren Zacher.

CprE 458/558: Real-Time Systems

1 Control Unit Operation and Microprogramming Chap 16 & 17 of CO&A Dr. Farag.

Fault-Tolerant Systems Design Part 1.

Lecture 15 Microarchitecture Level: Level 1. Microarchitecture Level The level above digital logic level. Job: to implement the ISA level above it. The.

Technical University Tallinn, ESTONIA Copyright by Raimund Ubar 1 Raimund Ubar N.Mazurova, J.Smahtina, E.Orasson, J.Raik Tallinn Technical University.

TOPIC : Transition Count Compression UNIT 5 : BIST and BIST Architectures Module 5.4 Compression Techniques.

In-Place Decomposition for Robustness in FPGA Ju-Yueh Lee, Zhe Feng, and Lei He Electrical Engineering Dept., UCLA Presented by Ju-Yueh Lee Address comments.

Execution Architecture MTT CPU08 Core M CPU08 INTRODUCTION.

Digital Circuits Introduction Memory information storage a collection of cells store binary information RAM – Random-Access Memory read operation.

ECE/CS 552: Main Memory and ECC © Prof. Mikko Lipasti Lecture notes based in part on slides created by Mark Hill, David Wood, Guri Sohi, John Shen and.

Mixed PLB and Interconnect BIST for FPGAs Without Fault-Free Assumptions Vishal Suthar and Shantanu Dutt Electrical and Computer Engineering University.

A Survey of Fault Tolerant Methodologies for FPGA’s Gökhan Kabukcu

TITLE : types of BIST MODULE 5.1 BIST basics

VLSI Testing Lecture 14: System Diagnosis

VLSI Testing Lecture 15: System Diagnosis

Mi Zhou, Li-Hong Shang Yu Hu, Jing Zhang

Computer Architecture

Hardware Assisted Fault Tolerance Using Reconfigurable Logic

Test Data Compression for Scan-Based Testing

Presentation transcript:

An Integrated ECC and Redundancy Repair Scheme for Memory Reliability Enhancement National Tsing Hua University Hsinchu, Taiwan Chin-Lung Su, Yi-Ting Yeh, and Cheng-Wen Wu

2 IC-DFN/08-06/cww Introduction  Memory cores are widely used in SOC designs  They have higher density and occupy larger area  Dominate the chip yield  Their use is increasing in nano-technologies according to ITRS  Reliability is also an important issue for memory  ECC and redundancy repair are both widely used fault tolerance techniques  After production test, there may be some un-used redundancy  Combine ECC and un-used redundancy  Higher yield and greater degree of fault tolerance

3 IC-DFN/08-06/cww Chip Area Breakdown Source: International Technology Roadmap for Semiconductors (ITRS),

4 IC-DFN/08-06/cww Typical RAM BIST Architecture RAM Test Collar (MUX) BIST Module Controller Comparator Pattern Generator Go/No-Go RAM Controller Counter LUT LFSR Microprogram Hardwired CPU core IEEE

5 IC-DFN/08-06/cww Sharing Controller & Sequencer

6 IC-DFN/08-06/cww Typical RAM ECC Architecture RAM Cb Gen Decoder Syndrome Gen Corrector SingleDouble Syndrome Data Bus Mainly for improving reliability

7 IC-DFN/08-06/cww RAM Built-In Self-Repair (BISR) RAM MUX BIST Redundancy Analyzer Reconfiguration Mechanism Spare Elements I/O Mainly for improving yield

8 IC-DFN/08-06/cww Main Memory Spare Memory BIRA BIST Wrapper Q D A A Power-On BISR Scheme MAO POR MAO: mask address output; POR: power-on reset Source: ITC’03

9 IC-DFN/08-06/cww Proposed Scheme  Integrated ECC and Redundancy Repair Scheme  Hard errors are repaired by physical redundancy in field  Soft-error correction ability is not harmed by hard errors  Enhance reliability  Assumptions  During Error Identification phase, no other faults may occur  Error rate << system clock speed

10 IC-DFN/08-06/cww Phases of Proposed Scheme

11 IC-DFN/08-06/cww Error Identification Phase  Write back process  Write the corrected data back to memory  Read data from the same address  Soft error may be eliminated with this process  Assume that no other errors may occur  After error identification  “Hard repair phase” for a hard error/fault  “Fault-free phase” for a soft error

12 IC-DFN/08-06/cww Hard Repair Phase  Repair this hard fault with spare  Map the faulty word to redundant word  Write the corrected data into redundant word  Hard fault location  In main memory: follow the above procedure  In redundant memory: mark the faulty redundant element  During this phase, memory cannot be accessed  Idle mode  Hard fault is removed after this phase  Reliability and MTTF is increased

13 IC-DFN/08-06/cww Experimental Results  Technology: TSMC 0.25um CMOS process  The redundant memory consists of eight spare rows and four spare columns Memory SizeECCBISTRCTotal (%) 32K x 321, K x 641, K x 1282, K x 641, K x 1281,

14 IC-DFN/08-06/cww Experimental Results (cont.) Memory SizeArea (gates)MTTF (hours)Cost 8k X 32!ECC SEC SECP k X 64!ECC SEC SECP k X 128!ECC SEC SECP Cost = Area / MTTF !ECC: Without ECC SEC: With SEC/DED ECC SECP: Proposed Scheme Area = Memory + ECC + BIST

15 IC-DFN/08-06/cww Reliability Improvement 8K x 64 memory r+c = 12

16 IC-DFN/08-06/cww Conclusions  An integrated ECC and redundancy repair scheme is proposed  Enhancing memory reliability and MTTF  Low area overhead  Integrating ECC Controller with BIST  No timing penalty in normal operation  Cost-effective way for reducing the effect of parametric defects