© 2006 Cisco Systems, Inc. All rights reserved.Cisco ConfidentialPresentation_ID 1 ECID vs Device ID Bill Eklow Cisco.

Slides:



Advertisements
Similar presentations
18 July 2001 Work In Progress – Not for Publication 2001 ITRS Test Chapter ITRS Test ITWG Mike Rodgers Don Edenfeld.
Advertisements

Digital Integrated Circuits© Prentice Hall 1995 Design Methodologies Design for Test.
© 2008 Cisco Systems, Inc. All rights reserved.Cisco Confidential 1 Bill Eklow October 26, D Test Issues.
Day - 3 EL-313: Samar Ansari. INTEGRATED CIRCUITS Integrated Circuit Design Methodology EL-313: Samar Ansari Programmable Logic Programmable Array Logic.
InformationWeek Next-Generation IT Survey Research Findings © 2014 Property of UBM Tech; All Rights Reserved.
Slides based on Kewal Saluja
Electrosort Automation Die Sorting vs. Wafer Probe Die Sorting  Screens out electrical failures before assembly, thus improving assembly & final test.
MonolithIC 3D  Inc. Patents Pending 1 Monolithic 3D-IC Re-Inventing Wafer Scale Integration The Cubic IC System ~ 100X Advantage.
4.1.5 System Management Background What is in System Management Resource control and scheduling Booting, reconfiguration, defining limits for resource.
1 L’eBIZ Capabilities Overview Software-as-a-Service I Business Process Outsourcing End-to-End Supply Chain Visibility.
© 2006 Cisco Systems, Inc. All rights reserved.Cisco ConfidentialPresentation_ID 1 Resolving Power to Ground Shorts in a Low Resistance Environment Steve.
TABLE OF CONTENTS System Plus Consulting is pleased to publish a reverse costing report on the SJEP170R550 silicon carbide (SiC) power transistor from.
Copyright 2005, Agrawal & BushnellVLSI Test: Lecture 19alt1 Lecture 19alt I DDQ Testing (Alternative for Lectures 21 and 22) n Definition n Faults detected.
Robust Low Power VLSI ECE 7502 S2015 Burn-in/Stress Test for Reliability: Reducing burn-in time through high-voltage stress test and Weibull statistical.
Enterprise and Global Management of e-Business Technology
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 31 Lecture 3 Test Economics n Economics defined n Costs n Production n Benefit - cost analysis n Economics.
© 2006 Cisco Systems, Inc. All rights reserved.Cisco ConfidentialPresentation_ID 1 Cisco Smart Services April 28, 2008 Ammar Rayes, Ph.D. Sr. Manager Cisco.
1 Sources of Component Failures On-Die Temperature variations SEU - soft errors Parametric variations Random Defects random defects parametric variations.
Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007.
McGraw-Hill/Irwin Copyright © 2008, The McGraw-Hill Companies, Inc. All rights reserved.
Supply Chain Risk Management
McGraw-Hill/Irwin Copyright © 2008, The McGraw-Hill Companies, Inc. All rights reserved.
Digital Circuit Implementation. Wafers and Chips  Integrated circuit (IC) chips are manufactured on silicon wafers  Transistors are placed on the wafers.
EE 587 SoC Design & Test Partha Pande School of EECS Washington State University
1 © Copyright 2008 EMC Corporation. All rights reserved. Processor-Controlled Test Updates and DFT Requirements Jeffrey A Moore EMC Corp.
© 2009 Cisco Systems, Inc. All rights reserved.Cisco ConfidentialPresentation_ID 1 The New Collaboration Experience Imran Shaikh Collaboration Europe.
Janusz Rajski Nilanjan Mukherjee Mentor Graphics Corporation Janusz Rajski Nilanjan Mukherjee Mentor Graphics Corporation.
We make hot joints.. 2 Who we are. Originally part of a leading international handheld repair and rapid prototyping company, Repair point was formed *
© 2009 Cisco Systems, Inc. All rights reserved.Cisco Public 1 Service Access Management Tool Tour: Bill to ID and Contract Number September 2009.
© 2009 Cisco Systems, Inc. All rights reserved.Cisco Public 1 September 2009 Service Access Management Tool Tour: Bill to ID.
© 2006 Cisco Systems, Inc. All rights reserved.Cisco ConfidentialPresentation_ID 1 VAR BID - For Partners Focusing on Enterprise Business February 26,
© 2006 Cisco Systems, Inc. All rights reserved.Cisco ConfidentialPresentation_ID 1 ANNOUNCING Command Lookup Tool 2.0 Something new is happening!
A c c e l e r a t i n g Y o u r S u c c e s s ™ Electronics Marketing: Electronic Components EMEA Core Distribution Services Financial Strength & Inventory.
CompuBase Data for CRM / PRM Integration How compuBase fits to an existing CRM / PRM system? Last review 25/03/2007.
1 Agilent at APEX 2003 March 30, 2003 Anaheim, California.
Auto Board Power Testing George Madden Principle Engineer.
CSCI-235 Micro-Computers in Science Hardware Design Part I.
ITRS Factory Integration Difficult Challenges Last Updated: 30 May 2003.
VLSIRESEARCH.comVLSIRESEARCH.com WeSRCH.com CHIPHISTORY.org CHIPHISTORY.org Copyright © 2008 VLSI Research Inc. All rights reserved. Reprinted with permission.
© 2008 Cisco Systems, Inc. All rights reserved.Cisco ConfidentialPaper #15 1 Hongshin Jun, Bill Eklow 9/15/2010 BTW10, Fort Collins, CO PCC - Programmable.
We buy good boards! (Improve yield from design to production) Christophe LOTZ ASTER Technologies IEEE 8 th International.
Presenter : Ching-Hua Huang 2013/7/15 A Unified Methodology for Pre-Silicon Verification and Post-Silicon Validation Citation : 15 Adir, A., Copty, S.
CSE 494: Electronic Design Automation Lecture 2 VLSI Design, Physical Design Automation, Design Styles.
Penn ESE370 Fall Townley & DeHon ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 14: October 1, 2014 Layout and.
© 2009 Rockwell Collins, Inc. All rights reserved. From Paper Based Analysis to Model Based Analysis: Applications of AP 210 at Rockwell Collins April.
J1879 Robustness Validation Hand Book A Joint SAE, ZVEI, JSAE, AEC Automotive Electronics Robustness Validation Plan The current qualification and verification.
Copyright© Underwriters Laboratories Inc. All rights reserved. No portion of this material may be reprinted in any form without the express written.
SandCherry, Inc. Managing Logistics at the Speed of Sound – Streamlining Processes Using Voice Applications Simplifying Service Solutions™
Renesas Electronics America Inc. © 2012 Renesas Electronics America Inc. All rights reserved. Class ID: 3L05I Advanced Debugging on the RX600 Fatih Peksenar.
Introduction to Supply Chain Management Designing & Managing the Supply Chain Chapter 1 Byung-Hyun Ha
Nanometer Technology © Copyright 2002, Fairview Ridge Partners, LLC All Rights Reserved Nanometer Technology AKI Expert Session.
© 2006 Cisco Systems, Inc. All rights reserved.Cisco ConfidentialPresentation_ID © 2003 Cisco Systems, Inc. All rights reserved. Presentation_ID.
© 2008 Cisco Systems, Inc. All rights reserved.Cisco ConfidentialPresentation_ID 1 Chapter 4: Overview of Preventive Maintenance IT Essentials 5.0.
© 2006 Cisco Systems, Inc. All rights reserved.Cisco ConfidentialPresentation_ID 1 © 2010 Cisco and/or its affiliates. All rights reserved. Cisco Confidential.
TABLE OF CONTENTS System Plus Consulting is pleased to publish a reverse costing report on the new generation of GaN power transistors from EFFICIENT POWER.
© 2016 Global Market Insights, Inc. USA. All Rights Reserved Global High-k and ALD/CVD Metal Precursor Market to grow at 7.8% CAGR from.
Upturn Consulting 27, March 2017.
Summary Remaining Challenges The Future Messages to Take Home.
VLSI Tarik Booker.
Small Engine Tool ID Part 1.
CMS Tracker Electronics
EWLP 309-pin by Casio Micronics – Fujitsu
Process & Product checks
Challenges in Nanoelectronics: Process Variability
How Can the Telecoms Industry Lead the Drive to a Greener Society
Chapter 10: IC Technology
J1879 Robustness Validation Hand Book A Joint SAE, ZVEI, JSAE, AEC Automotive Electronics Robustness Validation Plan Robustness Diagram Trends and Challenges.
Chapter 10: IC Technology
Physical Implementation
Chapter 10: IC Technology
Presentation transcript:

© 2006 Cisco Systems, Inc. All rights reserved.Cisco ConfidentialPresentation_ID 1 ECID vs Device ID Bill Eklow Cisco

© 2006 Cisco Systems, Inc. All rights reserved.Cisco ConfidentialPresentation_ID 2 Moore’s Law – Transistor Count

© 2006 Cisco Systems, Inc. All rights reserved.Cisco ConfidentialPresentation_ID 3 Board Level Complexity

© 2006 Cisco Systems, Inc. All rights reserved.Cisco ConfidentialPresentation_ID 4 Moore Complexity

© 2006 Cisco Systems, Inc. All rights reserved.Cisco ConfidentialPresentation_ID 5 Combined Line Card © 2005 Cisco Systems, Inc. All rights reserved. 2005

© 2006 Cisco Systems, Inc. All rights reserved.Cisco ConfidentialPresentation_ID 6 Why Chips Fail in System DPMO Supplier test escapes ASIC design, marginality Board design Issues Environmental CM diagnostic issues ICT & XRAY escapes CM database Inaccuracy

© 2006 Cisco Systems, Inc. All rights reserved.Cisco ConfidentialPresentation_ID 7 board fails functional test Re-verified at debug ICT retest * X-ray retest Remove failed ASIC and replace it Confirmed X-ray retest ICT retest ASIC fail to Supplier for retest BScan Board to production Returning Bad Components Pass

© 2006 Cisco Systems, Inc. All rights reserved.Cisco ConfidentialPresentation_ID 8 Root Causing Bad Components Supplier retest fail yes Retest NTFs in system pass fail ATE Test escape? Test escape? Environmental fail? Bad Diags? Good ASIC? Supplier FA Diagnose fail Supplier coverage ok? pass = NTF no Add more coverage Focused ASIC RMA

© 2006 Cisco Systems, Inc. All rights reserved.Cisco ConfidentialPresentation_ID 9 Please – No More Moore!!!!  Device complexity/gate count/speed increasing  Component volumes increasing  Product Diversity increasing  Disconnect between Manufacturing and Engineering  Disconnect between CMs and Component Suppliers  Field Failures???  Result: Systemic Component Problems rarely get fixed

© 2006 Cisco Systems, Inc. All rights reserved.Cisco ConfidentialPresentation_ID 10 Q uality D ata I nfrastructure Collaboration in a Virtual Supply Chain System Integrator Component Suppliers EMS Partners Customer

© 2006 Cisco Systems, Inc. All rights reserved.Cisco ConfidentialPresentation_ID 11 What is eCID?  eCID is acronym for, “electronic chip ID” – Initiated by IBM – Now a requirement for all new ASICs – Accessible via JTAG or CPU  In IBM case, 112 bit string contains the following information – Lot ID – Wafer ID – X / Y location of die in a wafer w1234 For example, eCID = {lot xyz, w1234, 4, 2}

© 2006 Cisco Systems, Inc. All rights reserved.Cisco ConfidentialPresentation_ID 12 Pass Freq Voltage Wafer Map Analysis : feedback mech. “Good” Neighbors “Bad” Neighbors + Edge die Margin Variation

© 2006 Cisco Systems, Inc. All rights reserved.Cisco ConfidentialPresentation_ID 13 Key Analysis Tools  ECID regionality analysis  Parametric characterization data for anomalies Key Analysis Tools  ECID regionality analysis  Parametric characterization data for anomalies Actions Taken  Tightened test limits reducing product failures Actions Taken  Tightened test limits reducing product failures End-to-End Process Data

© 2006 Cisco Systems, Inc. All rights reserved.Cisco ConfidentialPresentation_ID 14 Benefits  Component Suppliers get data, not parts  Can apply component yield methodologies to system failures (Virtual Vertical Integration)  Process automation  Much finer granularity for traceability

© 2006 Cisco Systems, Inc. All rights reserved.Cisco ConfidentialPresentation_ID 15 Issues  Standardizing access and format of ECID data  Device ID???

© 2006 Cisco Systems, Inc. All rights reserved.Cisco ConfidentialPresentation_ID 16 Device ID

© 2006 Cisco Systems, Inc. All rights reserved.Cisco ConfidentialPresentation_ID 17 Challenges  Full ICT may go away  Functional diagnostics – Hard to scale – Need pilot project to test out  Need IT support – Escalate the priority  Current pilot – Not running for all ASIC/CM/Supplier

© 2006 Cisco Systems, Inc. All rights reserved.Cisco ConfidentialPresentation_ID 18