Using MVL (Multi-Valued Logic) Signal in Test Application Baohu Li, Bei Zhang, Vishwani Agrawal Auburn University.

Slides:



Advertisements
Similar presentations
Analog to Digital Conversion (ADC)
Advertisements

Analog-to-Digital Converter (ADC) And
Sensors Interfacing.
Digital to Analogue Conversion
1 Lecture 28 Timing Analysis. 2 Overview °Circuits do not respond instantaneously to input changes °Predictable delay in transferring inputs to outputs.
Digital Fundamentals Tenth Edition Floyd Chapter 12.
Announcements Assignment 8 posted –Due Friday Dec 2 nd. A bit longer than others. Project progress? Dates –Thursday 12/1 review lecture –Tuesday 12/6 project.
CE 478: Microcontroller Systems University of Wisconsin-Eau Claire Dan Ernst Analog to Digital (and back again) Interfacing a microprocessor-based system.
LSU 06/04/2007Electronics 71 Analog to Digital Converters Electronics Unit – Lecture 7 Representing a continuously varying physical quantity by a sequence.
5/4/2006BAE Analog to Digital (A/D) Conversion An overview of A/D techniques.
4.2 Digital Transmission Pulse Modulation (Part 2.1)
Mixed Signal Chip Design Lab Analog-to-Digital Converters Jaehyun Lim, Kyusun Choi Department of Computer Science and Engineering The Pennsylvania State.
Interfacing Analog and Digital Circuits
Spring 2007W. Rhett DavisNC State UniversityECE 747Slide 1 ECE 747 Digital Signal Processing Architecture SoC Lecture – Working with Analog-to-Digital.
Quantization Prof. Siripong Potisuk.
Externally Tested Scan Circuit with Built-In Activity Monitor and Adaptive Test Clock Priyadharshini Shanmugasundaram Vishwani D. Agrawal.
Neurotransmitters and their Detection Introduction Design Testing Application Conclusion.
JF 12/04111 BSC Data Acquisition and Control Data Representation Computers use base 2, instead of base 10: Internally, information is represented by binary.
A DSP-Based Ramp Test for On-Chip High-Resolution ADC Wei Jiang and Vishwani D. Agrawal Auburn university.
Die-Hard SRAM Design Using Per-Column Timing Tracking
Built-In Test and Calibration of DAC/ADC Using A Low- Resolution Dithering DAC Wei Jiang and Vishwani D. Agrawal Electrical and Computer Engineering Auburn.
Analog-to-Digital Converters Lecture L11.2 Section 11.3.
Built-in Adaptive Test and Calibration of DAC Wei Jiang and Vishwani D. Agrawal Electrical and Computer Engineering Auburn University, Auburn, AL
Multivalued Logic for Reduced Pin Count and Multi-Site SoC Testing Baohu Li and Vishwani D. Agrawal Auburn University, ECE Dept., Auburn, AL 36849, USA.
BIST vs. ATPG.
BIST AND DATA COMPRESSION 1 JTAG COURSE spring 2006 Andrei Otcheretianski.
PH4705/ET4305: A/D: Analogue to Digital Conversion
Digital to Analog Converters
Digital Communication Techniques
Low power CDN. SPEED Operate vdd at half rails Data should operate at full rails.
Digital Testing with Multivalued Logic Signals Final Exam, April 15, 2015 Baohu Li Committee Chair: Dr. Vishwani Agrawal Committee Members: Dr. Adit Singh.
Final Year Project A CMOS imager with compact digital pixel sensor (BA1-08) Supervisor: Dr. Amine Bermak Group Members: Chang Kwok Hung
Understanding ADC Specifications September Definition of Terms 000 Analogue Input Voltage Digital Output Code FS1/2.
Adopting Multi-Valued Logic for Reduced Pin-Count Testing Baohu Li, Bei Zhang and Vishwani Agrawal Auburn University, ECE Dept., Auburn, AL 36849, USA.
By Grégory Brillant Background calibration techniques for multistage pipelined ADCs with digital redundancy.
Pulse Code Modulation (PCM)
Universal Synchronous/Asynchronous Receiver/Transmitter (USART)
ECE 4710: Lecture #9 1 PCM Noise  Decoded PCM signal at Rx output is analog signal corrupted by “noise”  Many sources of noise:  Quantizing noise »Four.
Analog to Digital conversion. Introduction  The process of converting an analog signal into an equivalent digital signal is known as Analog to Digital.
26 th International Conference on VLSI January 2013 Pune,India Optimum Test Schedule for SoC with Specified Clock Frequencies and Supply Voltages Vijay.
Collaborative Communications in Wireless Networks Without Perfect Synchronization Xiaohua(Edward) Li Assistant Professor Department of Electrical and Computer.
Integrated Test Data Compression and Core Wrapper Design for Low-Cost System-on-a-Chip Testing Paul Theo Gonciari Bashir Al-Hashimi Electronic Systems.
Data Acquisition ET 228 Chapter 15 Subjects Covered Analog to Digital Converter Characteristics Integrating ADCs Successive Approximation ADCs Flash ADCs.
By Praveen Venkataramani
ECE 353 Introduction to Microprocessor Systems Michael G. Morrow, P.E. Module #7 Assessment Quiz.
Synchronization of Turbo Codes Based on Online Statistics
IT-101 Section 001 Lecture #9 Introduction to Information Technology.
1 Lab. 3 Digital Modulation  Digital modulation: CoderDAC Transmit filter Up- conversion Channel Down- conversion Receive filter ADC ProcessingDetectionDecoder.
Analog/Digital Conversion
CSE 171 Lab 11 Digital Voltmeter.
ECE 2799 Electrical and Computer Engineering Design ANALOG to DIGITAL CONVERSION Prof. Bitar Last Update:
Power Problems in VLSI Circuit Testing Keynote Talk Vishwani D. Agrawal James J. Danaher Professor Electrical and Computer Engineering Auburn University,
Digital-to-Analog Analog-to-Digital Week 10. Data Handling Systems  Both data about the physical world and control signals sent to interact with the.
0808/0809 ADC. Block Diagram ADC ADC0808/ADC Bit μP Compatible A/D Converters with 8-Channel Multiplexer The 8-bit A/D converter uses successive.
W.J.E.C. Electronics ET4 – Communication Systems Solutions to Sample Questions Jan 2010.
ΨΗΦΙΑΚΟΣ ΕΛΕΓΧΟΣ (22Δ802) Β΄ ΕΞΑΜΗΝΟ Καθηγητής Πέτρος Π. Γρουμπός  Ώρες Γραφείου: Τετάρτη Πέμπτη Παρασκευή 11:00- 12:00 Γραφείο: 1.
0 /59 Nyquist Rate ADCs Dr. Hossein Shamsi ECE Dept, K.N. Toosi University of Technology.
Error Correcting Codes for Serial links : an update
SAR ADC Tao Chen.
Digital Error Correction
Basics of Converter Technology
Created by Dale Li, Art Kay Presented by Peggy Liska
James K Beard, Ph.D. April 20, 2005 SystemView 2005 James K Beard, Ph.D. April 20, 2005 April 122, 2005.
1 Gbit/s Serial Link 1 Gbit/s Data Link Using Multi Level Signalling
CSE 171 Lab 11 Digital Voltmeter.
Analog-to-Digital Converters
Lesson 8: Analog Signal Conversion
Post-Silicon Calibration for Large-Volume Products
Analog-to-digital converter
A Low-Power Analog Bus for On-Chip Digital Communication
Presentation transcript:

Using MVL (Multi-Valued Logic) Signal in Test Application Baohu Li, Bei Zhang, Vishwani Agrawal Auburn University

Overview Motivation MVL (Multi-Valued Logic) basics MVL signal in test application Ensuring error-free test application Performance improvement and overhead Conclusion NATW 2014: Li et al.25/15/2014

Motivation Test challenge: Increasing test data volume and test time. [ITRS 2012] NATW 2014: Li et al.35/15/2014

Motivation Our objective: Reducing testing time Some existing solutions: 1. Reduce the test data (test compression). 2. Exploit test parallelism (multi-domain, concurrent test, etc.) Our solution: Using MVL (Multi-Valued Logic) signal in test application. NATW 2014: Li et al.45/15/2014

MVL (Multi-Valued Logic) basics MVL uses more levels within full voltage swing rather than two. (contains more information per MVL symbol) 0 Vdd Binary signal (2 lvls, 1bit information) MVL signal (4 lvls, 2bits of information) 1/3Vdd 2/3Vdd NATW 2014: Li et al.55/15/2014

MVL signal in test application System diagram: NATW 2014: Li et al.65/15/2014

MVL signal in test application ATE Modification Test data are sliced into N-bit group to feed into MVL generator (DAC) ; The output of MVL generator become MVL version of test data. NATW 2014: Li et al.75/15/2014

MVL signal in test application DUT Modification MVL test data are captured by the MVL decoder (ADC) in DUT; Decoded test data are distributed into scan chains or decompressor interface. NATW 2014: Li et al.85/15/2014

MVL signal in test application Improvement in data rate – Data rate per binary channel equals channel clock frequency: r B = f clk – Data rate per MVL channel equals channel clock frequency times data converter resolution: r M = f clk x R – Data rate ratio per test channel is: X = r M / r B = R – So, the MVL test application is faster than traditional way by a factor R. NATW 2014: Li et al.95/15/2014

Ensuring Correct Application Problem of MVL Test Application: 1. Imperfect performance of DA/AD converters: Due to design limitation, environment/process variance, etc., the transfer function of DA/AD converters is not ideal (nonlinearity exists). 2. Noise problem: In binary system, the noise margin is half the voltage swing. But for MVL system, the noise margin is shrunk by 2 r (r is data converter resolution), which makes MVL system more vulnerable to noise. NATW 2014: Li et al.105/15/2014

Ensure of Correct Application Solution to resolve nonlinear effect: Use DAC with finer resolution and better performance in ATE to calibrate the coarse ADC in DUTs. (DAC has less restriction than the ADC on chip) NATW 2014: Li et al.115/15/2014

Simulation result: Intrinsic failure is defined as a mismatch between DAC input and ADC output. Ensure of Correct Application NATW 2014: Li et al.125/15/2014

Ensure of Correct Application Solution to resolve noise problem: Propose an error detect mechanism for MVL decoder so that we can do retest to prevent falsely applied test data. Retest contributes to longer test time but guarantee good test application; The probability of error’s popping out should be in a proper range or retests become meaningless. (For P e = 0.9, 10 times of retest only result in good application probability as 68.62%, and for P e = 0.1, 3 times of retest can reach 99.99%.) NATW 2014: Li et al.135/15/2014

Ensure of Correct Application Error detection structure: NATW 2014: Li et al.145/15/2014

Ensure of Correct Application Error detection process: We add a compactor (MISR) following the MVL decoder to compact decoded test data as test application going on. At the end of test application, we can get the applied test signature (ATS) in the compactor. By examining the ATS with desired one, whether errors happen during test application can be detected. NATW 2014: Li et al.155/15/2014

Ensure of Correct Application Test Flow: Two signatures, applied test signature (ATS) and test response signature (TRS), should be examined; Examine ATS to make sure the applied test data are correct; Examine TRS to make sure the DUT pass the test; Retest is conducted when ATS has a mismatch but a maximum number for retests is specified. NATW 2014: Li et al.165/15/2014

Estimated Performance Improvement and Overhead Ideally the data rate per channel is increased by a factor R. Taking retest into consideration: X T where R is the data converter resolution, CAR is the probability of whole test being correctly applied for one time and N is the maximum number of retests. NATW 2014: Li et al.175/15/2014

Final correct test application rate With retest, the probability for whole test is applied correctly: CAR ec = This means DUTs cannot pass the ATS exam and be marked as failed parts. Simulated situations: We ran simulations based on different conditions: data converter resolution, test channel SNR, test data volume and max number of retest time. Result is shown in following slide. Estimated Performance Improvement NATW 2014: Li et al.185/15/2014

Estimated Performance Improvement We give a statistical estimate for performance improvement in a typical example: 9-bit DAC as MVL generator 6-bit ADC as on-chip MVL decoder 40dB channel SNR (Gaussian noise) Retest 2 times max 1Gb test data volume Probability to incorrectly receive and decode one clock MVL signal – WER (Word Error Rate) is The overall probability to correctly send whole test set – CAR (Correct Application Rate) is 98.35% With retest, the probability for each DUT to get correct test data – CAR ec (CAR with error control) is almost 100% X T (the actual data rate ratio – MVL over binary) is /15/2014NATW 2014: Li et al.19

Overhead DACs placed in between test data buffers and test channels; ADC in each DUT (Much more constraints in area, speed and power, etc.) SAR (successive approximation register) ADC seems to be an on-chip solution, which is the state of the art ADC type for high speed/low power application. NATW 2014: Li et al.205/15/2014

Conclusion We adopt MVL signal in test application which increases the data rate of test channel. (e.g., 5.9 times in one of the given conditions) We develop an error detection and control scheme to guarantee the test application correctness. NATW 2014: Li et al.215/15/2014