1 VLSI Digital System Design Clocking. 2 Clocked System Basic structure Q DlogicQ D clock.

Slides:



Advertisements
Similar presentations
Introduction to CMOS VLSI Design Sequential Circuits.
Advertisements

1 Lecture 14 Memory storage elements  Latches  Flip-flops State Diagrams.
Edge Triggered Flip Flops (extended slides). Level-Sensitive Flip-Flop Level-sensitive flip-flop (also called a latch) Q changes whenever clock is high.
ECE C03 Lecture 81 Lecture 8 Memory Elements and Clocking Hai Zhou ECE 303 Advanced Digital Design Spring 2002.
1 Sequential Ckts, Latches and Timing Issues Today: Sequential Circuits, LatchesFirst Hour: Sequential Circuits, Latches –Section of Katz’s Textbook.
Modern VLSI Design 4e: Chapter 5 Copyright  2008 Wayne Wolf Topics n Memory elements. n Basics of sequential machines.
ELEC 256 / Saif Zahir UBC / 2000 Timing Methodology Overview Set of rules for interconnecting components and clocks When followed, guarantee proper operation.
A. Abhari CPS2131 Sequential Circuits Most digital systems like digital watches, digital phones, digital computers, digital traffic light controllers and.
Lecture 11: Sequential Circuit Design. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 11: Sequential Circuits2 Outline  Sequencing  Sequencing Element Design.
1 Fundamentals of Computer Science Sequential Circuits.
CHAPTER 3 Sequential Logic/ Circuits.  Concept of Sequential Logic  Latch and Flip-flops (FFs)  Shift Registers and Application  Counters (Types,
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE VLSI Circuit Design Lecture 16 - Sequential.
Computer Architecture CS 215
Flip-Flops, Registers, Counters, and a Simple Processor
Classification of Digital Circuits  Combinational. Output depends only on current input values.  Sequential. Output depends on current input values and.
1 KU College of Engineering Elec 204: Digital Systems Design Lecture 12 Basic (NAND) S – R Latch “Cross-Coupling” two NAND gates gives the S -R Latch:
Sequential logic circuits. 2 Outline Sequential Circuit Models –Asynchronous –Synchronous Latches Flip-Flops.
1 CS 151: Digital Design Chapter 5: Sequential Circuits 5-3: Flip-Flops I.
Sequential Circuits : Part I Read Sections 5-1, 5-2, 5-3.
1 © 2014 B. Wilkinson Modification date: Dec Sequential Logic Circuits – I Flip-Flops A sequential circuit is a logic components whose outputs.
(Neil west - p: ). Finite-state machine (FSM) which is composed of a set of logic input feeding a block of combinational logic resulting in a set.
EKT 124 / 3 DIGITAL ELEKTRONIC 1
1. 2 Logic Circuits Sequential Circuits Combinational Circuits Consists of logic gates whose outputs are determined from the current combination of inputs.
Sequential circuit Digital electronics is classified into combinational logic and sequential logic. In combinational circuit outpus depends only on present.
Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis EE4800 CMOS Digital IC Design & Analysis Lecture 11 Sequential Circuit Design Zhuo Feng.
Sequential Logic Flip-Flops and Related Devices Dr. Rebhi S. Baraka Logic Design (CSCI 2301) Department of Computer Science Faculty.
EECC341 - Shaaban #1 Lec # 13 Winter Sequential Logic Circuits Unlike combinational logic circuits, the output of sequential logic circuits.
Spring 2002EECS150 - Lec14-seq1 Page 1 EECS150 - Digital Design Lecture 14 - Sequential Circuits I (State Elements) March 12, 2002 John Wawrzynek.
ENGIN112 L20: Sequential Circuits: Flip flops October 20, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 20 Sequential Circuits: Flip.
Digital Integrated Circuits© Prentice Hall 1995 Sequential Logic SEQUENTIAL LOGIC.
Overview Logic Combinational Logic Sequential Logic Storage Devices SR Flip-Flops D Flip Flops JK Flip Flops Registers Addressing Computer Memory.
Modern VLSI Design 2e: Chapter 5 Copyright  1998 Prentice Hall PTR Topics n Memory elements. n Basics of sequential machines.
CS 151 Digital Systems Design Lecture 20 Sequential Circuits: Flip flops.
Chapter 3: Sequential Logic Circuit EKT 121 / 4 ELEKTRONIK DIGIT 1.
Digital Logic Design CHAPTER 5 Sequential Logic. 2 Sequential Circuits Combinational circuits – The outputs are entirely dependent on the current inputs.
1 CSE370, Lecture 14 Lecture 14 u Logistics n Midterm 1: Average 90/100. Well done! n Midterm solutions online n HW5 due date delayed until this Friday.
ETE Digital Electronics
ECE 301 – Digital Electronics Flip-Flops and Registers (Lecture #15)
Digital Integrated Circuits© Prentice Hall 1995 Sequential Logic SEQUENTIAL LOGIC.
Digital Computer Design Fundamental
Astable: Having no stable state. An astable multivibrator oscillates between two quasistable states. Asynchronous Having no fixed time relationship Bistable.
Digital Integrated Circuits A Design Perspective
Sequential Logic. Logic Styles Combinational circuits – Output determined solely by inputs – Can draw solely with left-to-right signal paths.
COE 202: Digital Logic Design Sequential Circuits Part 1
Flip Flop
Chap 4. Sequential Circuits
FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n Latches and flip-flops. n RAMs and ROMs.
Digital Integrated Circuits© Prentice Hall 1995 Sequential Logic SEQUENTIAL LOGIC.
CS 151: Digital Design Chapter 5: Sequential Circuits 5-3: Flip-Flops II.
Company LOGO DKT 122/3 DIGITAL SYSTEM 1 WEEK #12 LATCHES & FLIP-FLOPS.
Sequential Logic Combinatorial components: the output values are computed only from their present input values. Sequential components: their output values.
Instructor: Alexander Stoytchev CprE 281: Digital Logic.
Introduction to Sequential Logic
Sp09 CMPEN 411 L18 S.1 CMPEN 411 VLSI Digital Circuits Spring 2009 Lecture 16: Static Sequential Circuits [Adapted from Rabaey’s Digital Integrated Circuits,
ECE C03 Lecture 81 Lecture 8 Memory Elements and Clocking Hai Zhou ECE 303 Advanced Digital Design Spring 2002.
1 COMP541 Sequential Circuits Montek Singh Feb 1, 2007.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.
Sequential logic circuits
Synchronous Sequential Logic A digital system has combinational logic as well as sequential logic. The latter includes storage elements. feedback path.
EKT 121 / 4 ELEKTRONIK DIGIT I
5 Chapter Synchronous Sequential Circuits 1. Logic Circuits- Review 2 Logic Circuits Sequential Circuits Combinational Circuits Consists of logic gates.
Prof. Joongho Choi CMOS SEQUENTIAL CIRCUIT DESIGN Integrated Circuits Spring 2001 Dept. of ECE University of Seoul.
Synchronous Sequential Circuits by Dr. Amin Danial Asham.
Synchronous Sequential Circuits by Dr. Amin Danial Asham.
Dept. of Electrical Engineering
Instructor: Alexander Stoytchev CprE 281: Digital Logic.
Flip-Flop Flip-flops Objectives Upon completion of this chapter, you will be able to :  Construct and analyze the operation of a latch flip-flop made.
1. 2 Logic Circuits Sequential Circuits Combinational Circuits Consists of logic gates whose outputs are determined from the current combination of inputs.
Digital Integrated Circuits A Design Perspective
Phase-Locked Loop Design
Presentation transcript:

1 VLSI Digital System Design Clocking

2 Clocked System Basic structure Q DlogicQ D clock

3 Fundamental Timing Parameters Positive edge-triggered flip-flop clock D Q

4 Static Storage Elements Level-sensitive latch Edge-triggered master-slave flip-flop RS latch T flip-flop JK flip-flop

5 Level-Sensitive Latch clock Q D Q D Negative level-sensitive latchPositive level-sensitive latch

6 Positive Edge-Triggered Master-Slave Flip-Flop clock Q D Master stageSlave stage

7 RS Latch Q ~Q R S Q R S

8 RS Latch Behavior SRQ 00Maintain previous state Undefined

9 Incorrect T Flip-Flop clock Q ~clear

10 JK Flip-Flop Behavior JKQ 00Maintain previous state Toggle

11 Level-Sensitive Latch Circuit clock Q D Level-sensitive latch 0 1 ~clock clock ~clock clock D Q Level-sensitive latch circuit

12 Jamb Latch Circuit Jamb latch circuit ~Q D ~clock clock weak clock Q D ~clock clock Level-sensitive latch circuit

13 Jamb Latch Circuit Design Replace feedback transmission gate with: Feedback inverter that is weaker than driving inverter Either: Decrease gain of feedback transistors –Increase L to decrease W/L Or: Increase gain of driving inverter

14 Level-Sensitive Latch Circuit clock Q D ~clock clock Level-sensitive latch circuit clock Q D ~clock clock Redrawn level-sensitive latch circuit

15 Buffered Level-Sensitive Latch Circuit clock Q D ~clock clock Redrawn level-sensitive latch circuit clock Q D ~clock clock Buffered level-sensitive latch circuit

16 Detailed Buffered Level-Sensitive Latch Circuit clock Q D ~clock clock Buffered level-sensitive latch circuit clock Q D ~clock clock Buffered level-sensitive latch circuit, details

17 Simplified Buffered Level-Sensitive Latch Circuit Q ~clock clock Buffered level-sensitive latch circuit, clock Q D ~clock clock Buffered level-sensitive latch circuit D ~clock clock with one connection deleted

18 Dynamic Latches Time before refresh required depends upon leakage current Leakage current depends upon temperature Refresh even if behavior independent of stored value –Intermediate voltage level causes driven gates to draw current

19 Clock Skew Q D C clock R Input pad

20 Phase-Locked Loop Q D C clock PLL R Input pad

21 Higher On-Chip Clock Frequency Q D C clock Div by 4 R Input pad PLL

22 Phase-Locked Loop Block Diagram Filter Phase Detector Voltage Controlled Oscillator (VCO) Charge Pump Div by 4 Reference clock f in 4 * f in

23 Probability of Upset Upset is the case of a storage element resolving to the wrong data value p= probability of upset = T 0 exp( - t r /t c ) T 0 = constant for the circuit design t c = time constant of resolution for the element = 1/GB = 1/(gain-bandwidth product) = constant for the circuit design

24 Resolve Time, t r p= probability of upset = T 0 exp( - t r /t c ) t r = resolve time = time allowed for the storage element to resolve its state

25 Probability of Upset Example T 0 = 0.1 s t c = 0.1 ns t r = 5.0 ns p= T 0 exp( - t r /t c ) = 0.1 * exp( -5.0/0.1 ) = 0.1 * exp( -50 ) = 0.1 * 1.9 * = 1.9 * Hz -1 Hz -1 s -1

26 Mean Time Between Upsets MTBU= 1/( p * f c * f d ) p= probability of upset = T 0 exp( - t r /t c ) f c = clock frequency f d = data frequency

27 MTBU Example p= 1.9 * Hz -1 Hz -1 s -1 f c = 100 MHz f d = 1 Mhz MTBU= 1/( p * f c * f d ) = 1/( 1.9 * * 10 8 * 10 6 ) = 1/( 1.9 * ) = 5.2 * 10 8 s = 16.4 years

28 MTBU Perspective May have thousands of storage elements in a system May have thousands or millions of systems Provide margin of safety Maximize resolve time, t r

29 Synchronizer Q D clock synchronized dataasynchronous data