1 Anders Larsson, IDA/SaS/ESLAB Research on CORE-based SOC testing SOC Testing - Using The Functional Connections Anders Larsson Embedded Systems Laboratory.

Slides:

Advertisements

Similar presentations

Power-Aware and BIST-Aware NoC Reuse on the Testing of Core-based Systems Érika Cota Luigi Carro Flávio WagnerMarcelo Lubaszewski UFRGS Porto Alegre, Brazil.

Advertisements

An Efficient SoC Test Technique by Reusing On/Off-Chip Bus Bridge Adviser: Chao-Lieh Chen Student: Shih-Hao Lin Yi-Ming Huang Keng-Chih.

Comparison Of Network On Chip Topologies Ahmet Salih BÜYÜKKAYHAN Fall.

Presenter : Cheng-Ta Wu Kenichiro Anjo, Member, IEEE, Atsushi Okamura, and Masato Motomura IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39,NO. 5, MAY 2004.

Presenter : Shao-Chieh Hou VLSI Design, Automation and Test, VLSI-DAT 2007.

Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 31/22alt1 Lecture 31 System Test (Lecture 22alt in the Alternative Sequence) n Definition n Functional.

Apr. 20, 2001VLSI Test: Bushnell-Agrawal/Lecture 311 Lecture 31 System Test n Definition n Functional test n Diagnostic test  Fault dictionary  Diagnostic.

Reporter :LYWang We propose a multimedia SoC platform with a crossbar on-chip bus which can reduce the bottleneck of on-chip communication.

PradeepKumar S K Asst. Professor Dept. of ECE, KIT, TIPTUR. PradeepKumar S K, Asst.

Memory Basics. 8-1 Memory definitions Memory is a collection of cells capable of storing binary information. Two types of memory: –Random-Access Memory.

The ARM7TDMI Hardware Architecture

Networks on Chip : a very quick introduction! Jeremy Chan 11 May 2005.

Hyunbean Yi, Sungju Park, and Sandip Kundu, Fellow, IEEE IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS-I : REGULAR PAPERS, VOL. 57, NO. 7, JULY 2010 Reporter:

Reporter: Bo-Yi Shiu Date: 2011/05/27 Virtual Point-to-Point Connections for NoCs Mehdi Modarressi, Arash Tavakkol, and Hamid Sarbazi- Azad IEEE TRANSACTIONS.

Operational Research II By Dr. SW Poon. Line of Balance.

Feng-Xiang Huang A Low-Cost SOC Debug Platform Based on On-Chip Test Architectures.

Aleksandra Tešanović Low Power/Energy Scheduling for Real-Time Systems Aleksandra Tešanović Real-Time Systems Laboratory Department of Computer and Information.

1 Presenter: Chien-Chih Chen. 2 An Assertion Library for On- Chip White-Box Verification at Run-Time On-Chip Verification of NoCs Using Assertion Processors.

1 Router Construction II Outline Network Processors Adding Extensions Scheduling Cycles.

Core-based SoCs Testing Julien Pouget Embedded Systems Laboratory (ESLAB) Linköping University Julien Pouget Embedded Systems Laboratory (ESLAB) Linköping.

Network based System on Chip Students: Medvedev Alexey Shimon Ofir Supervisor: Walter Isaschar (Zigmond) Winter-Spring 2006.

1 Multi - Core fast Communication for SoPC Multi - Core fast Communication for SoPC Technion – Israel Institute of Technology Department of Electrical.

Configurable System-on-Chip: Xilinx EDK

1 On-chip networks for System-on-chips Embedded System Design Yuping Dong Shiva Navab.

1 Evgeny Bolotin – ClubNet Nov 2003 Network on Chip (NoC) Evgeny Bolotin Supervisors: Israel Cidon, Ran Ginosar and Avinoam Kolodny ClubNet - November.

1 Oct 2, 2003 Design Optimization of Mixed Time/Event-Triggered Distributed Embedded Systems Traian Pop, Petru Eles, Zebo Peng Embedded Systems Laboratory.

Heuristics for Adaptive Temperature-Aware SoC Test Scheduling Considering Process Variation Nima Aghaee, Zebo Peng, and Petru Eles Embedded Systems Laboratory.

Given Connections Solution

6/30/2015HY220: Ιάκωβος Μαυροειδής1 Moore’s Law Gordon Moore (co-founder of Intel) predicted in 1965 that the transistor density of semiconductor chips.

Thermal-Aware SoC Test Scheduling with Test Set Partitioning and Interleaving Zhiyuan He 1, Zebo Peng 1, Petru Eles 1 Paul Rosinger 2, Bashir M. Al-Hashimi.

Router Construction II Outline Network Processors Adding Extensions Scheduling Cycles.

1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University

1 The 8051 Microcontroller and Embedded Systems CHAPTER INTERFACING TO EXTERNAL MEMORY.

Hardware Overview Net+ARM – Well Suited for Embedded Ethernet

Washington State University

Networks-on-Chip. Seminar contents  The Premises  Homogenous and Heterogeneous Systems- on-Chip and their interconnection networks  The Network-on-Chip.

Benefits of Partial Reconfiguration Reducing the size of the FPGA device required to implement a given function, with consequent reductions in cost and.

Communication Synthesis: Buses and Network-on-Chip (NOC) Dr. Eng. Amr T. Abdel-Hamid ELECT 1002 Spring 2008 System-On-a-Chip Design.

Content Project Goals. Term A Goals. Quick Overview of Term A Goals. Term B Goals. Gantt Chart. Requests.

Presenter: Hong-Wei Zhuang On-Chip SOC Test Platform Design Based on IEEE 1500 Standard Very Large Scale Integration (VLSI) Systems, IEEE Transactions.

Sogang University Advanced Computing System Chap 1. Computer Architecture Hyuk-Jun Lee, PhD Dept. of Computer Science and Engineering Sogang University.

F. Gharsalli, S. Meftali, F. Rousseau, A.A. Jerraya TIMA laboratory 46 avenue Felix Viallet Grenoble Cedex - France Embedded Memory Wrapper Generation.

1 System-on-Chip (SoC) Testing An Introduction and Overview of IEEE 1500 Standard Testability Method for Embedded Core-based ICs.

Architectural and Physical Design Optimization for Efficient Intra-Tile Communication Liza Rodriguez Aurelio Morales EEL Embedded Systems Dept.

Network on Chip - Architectures and Design Methodology Natt Thepayasuwan Rohit Pai.

COMPARISON B/W ELECTRICAL AND OPTICAL COMMUNICATION INSIDE CHIP Irfan Ullah Department of Information and Communication Engineering Myongji university,

Integrated Test Data Compression and Core Wrapper Design for Low-Cost System-on-a-Chip Testing Paul Theo Gonciari Bashir Al-Hashimi Electronic Systems.

Wrapper/TAM Optimization1 System-on-Chip (SoC) Testing SoC Wrapper/TAM Design.

Improving NoC-based Testing Through Compression Schemes Érika Cota 1 Julien Dalmasso 2 Marie-Lise Flottes 2 Bruno Rouzeyre 2 WNOC

Soc 5.1 Chapter 5 Interconnect Computer System Design System-on-Chip by M. Flynn & W. Luk Pub. Wiley 2011 (copyright 2011)

System in Package and Chip-Package-Board Co-Design

Wnopp Memory device Introduction n Memory Cell n Memory Word n Byte n Capacity n Address n Read Operation n Write Operation n Access Time n Volatile.

Survey of Reconfigurable Logic Technologies

Spring 2007W. Rhett DavisNC State UniversityECE 747Slide 1 ECE 747 Digital Signal Processing Architecture SoC Lecture – Working with Buses & Interconnects.

Power-aware NOC Reuse on the Testing of Core-based Systems* CSCE 932 Class Presentation by Xinwang Zhang April 26, 2007 * Erika Cota, et al., International.

System on a Programmable Chip (System on a Reprogrammable Chip)

Lynn Choi School of Electrical Engineering

System On Chip.

Fault-Tolerant NoC-based Manycore system: Reconfiguration & Scheduling

EE 107 Fall 2017 Lecture 7 Serial Buses – I2C Direct Memory Access

Reconfigurable Computing University of Arkansas

Babak Sorkhpour, Prof. Roman Obermaisser, Ayman Murshed

Deadlock Free Hardware Router with Dynamic Arbiter

Israel Cidon, Ran Ginosar and Avinoam Kolodny

Dynamically Reconfigurable Architectures: An Overview

Networks-on-Chip.

SOC Design Lecture 4 Bus and AMBA Introduction.

Memory Basics Chapter 8.

Memory Basics Chapter 7.

On-Chip Buses/Networks for SoC

Presentation transcript:

1 Anders Larsson, IDA/SaS/ESLAB Research on CORE-based SOC testing SOC Testing - Using The Functional Connections Anders Larsson Embedded Systems Laboratory (ESLAB) Linköpings Universitet

2 Anders Larsson, IDA/SaS/ESLAB Research on CORE-based SOC testing Contents  Introduction  Functional connections  Pros & cons  Challenges  Network on chip

3 Anders Larsson, IDA/SaS/ESLAB Research on CORE-based SOC testing Introduction  Testing System On Chip (SOC) UDL ROM SRAM RISC CPU CUT UDL SOC TAM Source Sink Wrapper  Design the TAM and schedule the tests

4 Anders Larsson, IDA/SaS/ESLAB Research on CORE-based SOC testing Idea Use the functional connections for transporting test-data

5 Anders Larsson, IDA/SaS/ESLAB Research on CORE-based SOC testing Functional connections  Bus  AMBA (ARM)  CoreConnect (IBM)  Wishbone (Cilicore corp.)  Network

6 Anders Larsson, IDA/SaS/ESLAB Research on CORE-based SOC testing Functional Connections cont. Example system Master (1) Master (2) Master (m) Slave (1) Slave (s) Arbiter B(1) B(2) B(m) B(1) B(2) B(3) M1 M2 M3 S1 S2 S3 S4 Schedule

7 Anders Larsson, IDA/SaS/ESLAB Research on CORE-based SOC testing Pros & Cons  Low area overhead (+)  Extensive testing of the connections (+)  No trade-off between test-time and area (-)  Different standards (-)

8 Anders Larsson, IDA/SaS/ESLAB Research on CORE-based SOC testing Challenges  Design of the connection between bus and wrapper  Scheduling of tests  Models of power consumption  Support to other test-methods

9 Anders Larsson, IDA/SaS/ESLAB Research on CORE-based SOC testing What has been done?  TAM-solutions  Direct connections to IC pins  Dedicated test bus  Boundary Scan Test  Reusing existing functionality  Scheduling  Bin-packing assignment  Mixed-Integer Linear Programming  Shortest job first

10 Anders Larsson, IDA/SaS/ESLAB Research on CORE-based SOC testing Network-On-Chip  How to test the network  Static network  Mesh  Dynamic network  Switched SW

11 Anders Larsson, IDA/SaS/ESLAB Research on CORE-based SOC testing Summary  Reusing functional connections as TAM  Challenges  Design  Scheduling  Test-method support  Testing Network-On-Chip (NOC)

12 Anders Larsson, IDA/SaS/ESLAB Research on CORE-based SOC testing Questions?