1 8-Bit Barrel Shifter Cyrus Thomas Ekemini Essien Kuang-Wai (Kenneth) Tseng Advisor: Dr. David Parent December 8, 2004.

Slides:



Advertisements
Similar presentations
1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul.
Advertisements

Chapter 9 Computer Design Basics. 9-2 Datapaths Reminding A digital system (or a simple computer) contains datapath unit and control unit. Datapath: A.
1 Improvement of Si solar sell performance by adding an anti- reflective coating (ARC) Your name goes here. Advisor: Dave Parent Co-Advisor: Lily He 14.
4bit Parallel to Serial Data Stream Converter By Ronne Abat Johnny Liu.
EEL-6167 VLSI DESIGN SPRING 2004 TERM PROJECT Mirror Circuits: Design and Simulation Craig Chin Miguel Alonso Jr.
1 4-BIT ARITHMETIC LOGIC UNIT MOTOROLA SN54/74LS181 Arora Shalini Guttal Pratibha Modgi Chaitali Shanmugam Ramya Advisor: Dave Parent Date:
1 8-bit X 8-bit SRAM and 3 X 8 Decoder Irina Vazir, Prabhjot Balaggan and Sumandeep Kaur Advisor: Dr. David Parent December 06, 2004.
1 Hamming Code Clarissa David Timmy Lau WingChing Lin Jonathan Lee Advisor: Dr. David Parent December 7, 2005.
1 Serial Multiplier Ann Zhou Ying Yan Wei Liang Advisor: David Parent May 17 th, 2004.
1 Encoding Logic for 5 bit Analog to Digital Converter By:Kaneez Fatimah Ranjini Bhagavan Padmavathy Desikachari Veena Jain Advisor: Dr. David Parent Date:
6-BIT THERMOMETER CODER
1 4 - Bit Arithmetic Logic Unit 74HC/HCT181 Aruna Ketaraju Sowmya Paramkusam Balakrishna Peddireddi Advisor: Dave Parent 12/06/2004.
1 4-bit Decimation Filter Rashmi Joshi Siu Kuen(Steve) Leung Cuong Trinh Advisor: Dr. David Parent December 5, 2005.
1 Modular Arithmetic Logic Unit By Salvador Sandoval & Lucas Morales Advisor: Dave Parent December 6, 2004.
1 16 BIT KOGGE-STONE TREE ADDER Shayan Kazemkhani Nghia Do Jia Kang Yu Toan Luong Advisor: David Parent May 8 th 2006.
San Jose State University Department of Electrical Engineering Dec 5th, Fall 2005 EE 166 PROJECT Advisor: Prof. David Parent Group Members Radhika Arora,
1 Hamming Code Clarissa David Timmy Lau WingChing Lin Jonathan Lee Advisor: Dr. David Parent December 5, 2005.
1 4-bit ALU Cailan Shen Ting-Lu Yang Advisor: Dr. Parent May 11, 2005.
1 4-BIT ARITHMETIC LOGIC UNIT Motorola MC54/74F181 Heungyoun Kim Lu Gao Jun Li Advisor: Dr. David W. Parent DATE: 12/05/2005.
1 Simple FPGA David, Ronald and Sudha Advisor: Dave Parent 12/05/2005.
4-bit Grey Code Converter with Counter Lincoln Chin Dat Tran Thao Nguyen Tien Huynh.
1 Design of 4- BIT ALU Swetha Challawar Anupama Bhat Leena Kulkarni Satya Kattamuri Advisor: Dr.David Parent 05/11/2005.
1 Design of 8- Bit ALU Neelam Chaudhari Archana Mulukutla Namita Mittal Madhumita Sanyal Advisor : Dr. David Parent Date : May 8, 2006.
1 ACS Unit of Viterbi Decoder Audy,Garrick Ng, Ichang Wu, Wen-Jiun Yong Advisor: Dave Parent Spring 2005.
1 DESIGN OF 4-BIT ALU Fairchild Semiconductor DM74LS181 Prashanth Kommuri Akram Khan Gopinath Akkinepally Advisor: Dr. David W. Parent 5 December 2005.
1 4 Bit ALU with Carry Look Ahead Generator Piyu Singh Dhaker Kedar Bhatawadekar Nikhat Baig Advisor: Dave Parent DATE:12/05/05.
1 64-Bit AND Gate Phong Nguyen Steve Turner Harpreet Dhillon Mahrang Saeed Advisor: Dave Parent 5/8/06.
1 Serial Decoder & Multiplexer Ryan Bruno Gly Cruz Frank Gurtovoy Christopher Plowman Advisor: Dr. David Parent May 11 (or 16), 2005.
1 5-bit Flash Encoder Nam Van Do, Dave Flores, Shawn Smith Advisor: Dr. David Parent December 6, 2004.
1 8-Bit Binary-to-Gray Code Converter Mike Wong Scott Echols Advisor: Dave Parent May 11, 2005.
SADDAPALLI RUDRA ABHISHEK
Advisor: Prof. David W. Parent Presentation Date: 12/05/05
4-bit ALU Yamei Li, Yuping Liang Hua Qu, James Hsu
1 8-Bit Comb Filter Shweta Agarwal, Kevin Federico, Chad Schrader, Jing Liu Advisor: Professor David Parent Date: May 11, 2005.
1 4-Bit ALU Chun-Wai Lee Shiela Valenciano Advisor: Dr. David Parent 12/05/05.
1 Design of 4-bit ALU Swathi Dasoju Mahitha Venigalla Advisor: David W.Parent 6 th December 2004.
1 8 Bit Gray Code Converter Rasha Shaba Hala Shaba Kai Homidi Advisor: David Parent DATE 12/06/04.
1 DESIGN OF 8-BIT ALU Vijigish Lella Harish Gogineni Bangar Raju Singaraju Advisor: Dr. David W. Parent 8 May 2006.
1 4 BIT Arithmetic Logic Unit (ALU) Branson Ngo Vincent Lam Mili Daftary Bhavin Khatri Advisor: Dave Parent DATE: 05/17/04.
4 Bit Arithmetic Logic Unit Presented by Ipsita Praharaj, Shalaka Ghawate Advisor: Dr. David Parent Date:05/11/04.
4 Bit ALU Geeping (Frank) Liu, Kasem Tantanasiriwong,
1 5 bit binary to 1 of 32 select decoder (to be used in 5 bit DAC) Dan Brisco, Steve Corriveau Advisor: Dave Parent 14 May 2004.
CPEN Digital System Design Chapter 9 – Computer Design
1 8 Bit ALU EE 166 Design Project San Jose State University Roger Flores Brian Silva Chris Tran Harizo Yawary Advisor: Dr. Parent May 2006.
8-Bit Gray Code Converter
1 ACS Unit for a Viterbi Decoder Garrick Ng, Audelio Serrato, Ichang Wu, Wen-Jiun Yong Advisor: Professor David Parent EE166, Spring 2005.
1 5-bit Decimation Filter Loretta Chui, Xiao Zhuang Hock Cheah, Gita Kazemi Advisor: David Parent December 6, 2004.
1 8 Bit ALU Rahul Vyas Gyanesh Chhipa Jaimin Shah Advisor: Dr. David W. Parent 05/08/2006.
1 4 BIT Arithmatic and Logic Unit (Fairchild DM74LS181) Kunjal Shah Radha Dharmana Rutu Pandya Vennela Patchala. Advisor: Dr. David, Parent December 5,
1 Error Detecting Adder Yugandhar Asmath Saikiran Vodela Pavan Polum Puneet Shrivastava Advisor: Dr. David W Parent 8 th May 2006.
4 BIT Arithmetic And Logic Unit (ALU) Philips 74HC/HCT181 Brijesh Chavda Meet Aghera Mrugesh Chandarana Sandip Patel Adviser David Parent Date: 12/03/05.
1 4 Bit Arithmetic Logic Unit Adithya V Kodati Hayagreev Pattabhiraman Vemuri Koneswara Advisor: Dave Parent 12/4/2005.
1 Four-Bit Serial Adder By Huong Ho, Long Nguyen, Lin-Kai Yang Ins: Dr. David Parent Date: May 17 th, 2004.
1 CPSC3850 Adders and Simple ALUs Simple Adders Figures 10.1/10.2 Binary half-adder (HA) and full-adder (FA). Digit-set interpretation: {0, 1}
Computer Architecture, The Arithmetic/Logic UnitSlide 1 Part III The Arithmetic/Logic Unit.
Modern VLSI Design 4e: Chapter 6 Copyright  2008 Wayne Wolf Topics n Shifters. n Adders and ALUs.
Design of 4-bit ALU.
16 Bit Logarithmic Converter Tinghao Liang and Sara Nadeau.
Written by Whitney J. Wadlow
Sequential Logic Circuit Design Eng.Maha Alqubali.
1 EE 382M VLSI 1 EE 360R Computer-Aided Integrated Circuit Design Lab 1 Demo Fall 2011 Whitney J. Wadlow.
16-bit barrel shifter A Mini Project Report
4 BIT Arithmetic Logic Unit (ALU)
Computer Design Basics
Written by Whitney J. Wadlow
Sequential Logic Counters and Registers
Design of an 8 Bit Barrel Shifter
CSE 370 – Winter Sequential Logic-2 - 1
Computer Design Basics
EE382M VLSI 1 LAB 1 DEMO FALL 2018.
Presentation transcript:

1 8-Bit Barrel Shifter Cyrus Thomas Ekemini Essien Kuang-Wai (Kenneth) Tseng Advisor: Dr. David Parent December 8, 2004

2 Agenda Abstract Introduction –Why –Simple Theory –Back Ground information (Lit Review) Summary of Results Project (Experimental) Details Results Cost Analysis Conclusions

3 Abstract Designed and Verified an 8-bit Barrel Shifter that operates at 200 MHz, uses mW of Power, occupies an area of 340 x 300  m 2 and has a power density of 15.1 W/cm 2. The shifter works by shifting the bits left. Inputs: Data bits D0-D7 & encoded Select lines S2, S1, S0. Outputs: Shifted Data bits Q0 – Q7. Implementation Technology : 0.6 micron process. Latency = 5n s. External load driving capability = 33f F. Number of Metal layers used = 3.

4 Introduction Because there were 5 stages (combining each flip flop stage as one stage), the propagation delay time was divided amongst all 5 stages with each stage having a different driving capacitance. Since each output of multiplexer in stage 2 and 3 was connected to 2 other multiplexers, the fan out was 2. Since the connection from the multiplexers have long wires through out the circuit, parasitic capacitances were considered for sizing.

5 8 Bit Barrel Shifter Logic Diagram Stage 1Stage 2 Stage 3Stage 4Stage 5

6 Project Summary We designed a 8 bit Barrel Shifter that shifts data from an input to an output depending on the combination of three select lines. Our design of the Barrel shifter allows for an increase in the number of input bits without having to modify the existing design. Our design met the specifications for the project.

7 Longest Path Calculations Note: All widths are in microns and capacitances in fF

8 Schematic

9 Layout

10 Verification

11 Simulations

12 Cost Analysis We had to invest our time and resources to complete this project. By our estimation, considering that we also had to study for other classes, we spent –12 hours worth of time in a week and a half looking for and deciding on a project with Dr. Parent’s consent. –8 hours worth of time in a week verifying our logic and making our schematic. –6 hours worth of time in a day verifying our timing. –36 hours worth of time in two and half weeks making the layout of our project. –8 hours of time in a week in determining our post extraction time.

13 Lessons Learned Doing the project helps in better understanding the course material. Start the project on time as the earlier you start, the better. Consult with the course instructor (Dr. Parent in this case) and your peers whenever you get stuck on the project as no one can know it all. And most importantly view the project as an opportunity to have fun while learning. It will make it a worthwhile experience.

14 Summary Our project was a worthwhile endeavor as not many people know what a barrel shifter is and what it is used for. As such, doing it and presenting it to the class has helped to enlighten our classmates. Most importantly we got our circuit design to work and meet specification as we have ably shown in our presentation. We believe that our circuit can become a stepping stone to improving computer organization and memory.

15 Acknowledgements Thanks to each member of the group for putting up with one another. Thanks to Cadence Design Systems for the VLSI lab Thanks to Synopsys for Software donation Thanks to Professor Parent for his assistance and advising with the project. Thanks to you all for listening.