Martin Vlach Chief Technologist, AMS DSM February 2013 Why is the analog stuff so hard?

Slides:

Advertisements

Similar presentations

Digital Systems Verification Lecture 13 Alessandra Nardi.

Advertisements

TOPIC : SYNTHESIS DESIGN FLOW Module 4.3 Verilog Synthesis.

SOC Design: From System to Transistor

ECOE 560 Design Methodologies and Tools for Software/Hardware Systems Spring 2004 Serdar Taşıran.

EDP Trends in AMS Design Methodology or Analog Design Flow, an Oxymoron ? Gary Smith Chief Analyst EDA Gartner Dataquest.

Spring 2009W. Rhett DavisNC State UniversityECE 406Slide 1 ECE 406 – Design of Complex Digital Systems Lecture 21: Where do you go from here? Spring 2009.

The Design Process Outline Goal Reading Design Domain Design Flow

Combinational Logic Design Sections 3-1, 3-2 Mano/Kime.

Copyright  1999 Daniel D. Gajski IP – Based Design Methodology Daniel D. Gajski University of California

1/31/20081 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.

EE 231 Digital Electronics Fall 01 week 1-slide 1 Digital Hardware Systems Digital Systems Digital vs. Analog Waveforms Analog: values vary over a broad.

Digital System Design Verilog ® HDL Maziar Goudarzi.

RAVEN: Automatic Generation of Analog Behavioral Models

1 GPS Waypoint Navigation Team M-2: Charles Norman (M2-1) Julio Segundo (M2-2) Nan Li (M2-3) Shanshan Ma (M2-4) Design Manager: Zack Menegakis Presentation.

In Search of an ESL Methodology EDP 2006 Gary Smith Chief Analyst Design & Engineering.

By Ryan Mowry.  Graphical models of system  Entire system or just parts  Complex systems easier to understand  “Capture key requirements and demonstrate.

What is an IP Core ?.

1 Chapter 2. The System-on-a-Chip Design Process Canonical SoC Design System design flow The Specification Problem System design.

CSET 4650 Field Programmable Logic Devices

MESB374 System Modeling and Analysis Introduction.

1 VERILOG Fundamentals Workshop סמסטר א ' תשע " ה מרצה : משה דורון הפקולטה להנדסה Workshop Objectives: Gain basic understanding of the essential concepts.

Chap. 1 Overview of Digital Design with Verilog. 2 Overview of Digital Design with Verilog HDL Evolution of computer aided digital circuit design Emergence.

Introduction CSE 1310 – Introduction to Computers and Programming Vassilis Athitsos University of Texas at Arlington 1.

Principles Of Digital Design Chapter 1 Introduction Design Representation Levels of Abstraction Design Tasks and Design Processes CAD Tools.

Introduction CSE 1310 – Introduction to Computers and Programming Vassilis Athitsos University of Texas at Arlington 1.

Hardware Design Environment Instructors: Fu-Chiung Cheng ( 鄭福炯 ) Associate Professor Computer Science & Engineering Tatung University.

Copyright © 2002 Qualis Design Corporation Industry and Textbook Overview Qualis Design Corporation PO Box 4444 Beaverton, Oregon USA Phone:

EMT 351 DIGITAL IC DESIGN En. Rizalafande Che Ismail (Course Co-ordinator) Pn. Siti Zarina Md Naziri School of Microelectronic Engineering School of Microelectronic.

Chonnam national university VLSI Lab 8.4 Block Integration for Hard Macros The process of integrating the subblocks into the macro.

The Verification Gap Verification determines whether a design satisfies its requirements (a.k.a. its specification): Does it satisfy its functional requirements?

CR-SMASH CR-SMASH for MEMS simulation on UNIX-SUN and HP The semiconductor industry is now mixing electronic circuitry with mechanical and power devices.

© 2012 xtUML.org Bill Chown – Mentor Graphics Model Driven Engineering.

1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.

Slide 1 2. Verilog Elements. Slide 2 Why (V)HDL? (VHDL, Verilog etc.), Karen Parnell, Nick Mehta, “Programmable Logic Design Quick Start Handbook”, Xilinx.

 Seattle Pacific University EE Logic System DesignCAD-VHDL-1 The Grunt Work of Design Many design tasks require a lot of time and effort Forming.

TOPIC : Different levels of Fault model UNIT 2 : Fault Modeling Module 2.1 Modeling Physical fault to logical fault.

After You’ve Logged On Double-click on HTML page.

Modern VLSI Design 4e: Chapter 8 Copyright  2008 Wayne Wolf Topics Modeling with hardware description languages (HDLs).

Modern VLSI Design 3e: Chapter 8 Copyright  1998, 2002 Prentice Hall PTR Topics n Modeling with hardware description languages (HDLs).

DEVICES AND DESIGN : ASIC. DEFINITION Any IC other than a general purpose IC which contains the functionality of thousands of gates is usually called.

M.Mohajjel. Digital Systems Advantages Ease of design Reproducibility of results Noise immunity Ease of Integration Disadvantages The real world is analog.

Digital System Design Verilog ® HDL Introduction to Synthesis: Concepts and Flow Maziar Goudarzi.

1 Copyright  2001 Pao-Ann Hsiung SW HW Module Outline l Introduction l Unified HW/SW Representations l HW/SW Partitioning Techniques l Integrated HW/SW.

ELEE 4303 Digital II Introduction to Verilog. ELEE 4303 Digital II Learning Objectives Get familiar with background of HDLs Basic concepts of Verilog.

ITRS 2000 Update Work In Progress - Do Not Publish! 1 ITRS/ Design TWG Update 2000 System on Chip, Design Productivity, Low Power, Deep Submicron Design.

Introduction CSE 1310 – Introduction to Computers and Programming Vassilis Athitsos University of Texas at Arlington 1.

FPGA-Based System Design Copyright  2004 Prentice Hall PTR Topics n Modeling with hardware description languages (HDLs).

DAC50, Designer Track, 156-VB543 Parallel Design Methodology for Video Codec LSI with High-level Synthesis and FPGA-based Platform Kazuya YOKOHARI, Koyo.

EMT 351/4 DIGITAL IC DESIGN Week # 1 EDA & HDL.

ASIC Design Methodology

TUTORIAL: Digital-on-Top

Develop Software Earlier

Digital System Design An Introduction to Verilog® HDL

Mixed-Digital/Analog Simulation and Modeling Research

Topics Modeling with hardware description languages (HDLs).

Introduction to the Concept of a Limit

Introduction CSE 1310 – Introduction to Computers and Programming

IP – Based Design Methodology

Topics Modeling with hardware description languages (HDLs).

Lesson 9-4 Linear, Quadratic, and Exponential Models

Real Number Modeling Enables Fast, Accurate Functional Verification

ITRS Roadmap Design Process Open Discussion EDP 2001

Hardware Description Languages

Recent Advancements in Circuit Simulation Technology

Group #1 – Artifact Concept Model AUG 2018

VHDL Introduction.

數位IC設計 Pei-Yin Chen, 陳培殷.

Design Methodology & HDL

Digital Designs – What does it take

Presentation transcript:

Martin Vlach Chief Technologist, AMS DSM February 2013 Why is the analog stuff so hard?

© 2012 Mentor Graphics Corp. Company Confidential Six Conjectures MV, AMS SOC Verification, May Mutual understanding of digital and analog engineers. —What is this analog? Get me out of the messy real world to the digital algorithms as fast as possible. —Algebra vs. calculus. —There are no standard cells in analog. —There is no synthesis. Concept abstraction. —Digital: each level can be considered independently of the surrounding levels –layout -> cells/gates -> RTL -> transactions -> algorithms —Analog: each level must be considered fully in the context of the surrounding levels –layout -> transistors -> building blocks -> sub(systems)

© 2012 Mentor Graphics Corp. Company Confidential Conjectures… MV, AMS SOC Verification, May Industry standards and initiatives. —In digital, there are industry standards and methodologies for verification that designers and EDA vendors can gather around. The roadmap is shared and understood by all. —In analog, there is no such shared understanding beyond SPICE- level simulation. What the heck is a model anyway? —Verilog actually describes hardware, and there is a level of understanding that comes with that. —In analog, all model (even SPICE) are approximations of behavior, and that causes problems.

© 2012 Mentor Graphics Corp. Company Confidential Conjectures… MV, AMS SOC Verification, May Traceability when changing abstraction levels. —In digital, abstraction level equivalence definition is “easy”: an input stream of 0s/1s leads to the same out stream at both abstraction levels. —In analog, a similar abstraction level equivalence cannot be defined: it’s all an approximation. —In digital one describes hardware. —In analog one models the behavior. What is analog model fidelity? —Analog modeling is all about deciding what not to represent. –This is a judgment call on the part of the modeler —Fidelity then is how well the model predicts the behavior that one choses to model.

© 2012 Mentor Graphics Corp. Company Confidential The answer is “No” MV, AMS SOC Verification, May Will a neurosurgeon ever be able to do heart surgery? Would you want her to do yours?