0 秘 Type of NAND FLASH Discuss the Differences between Flash NAND Technologies: SLC :Single Level Chip MLC: Multi Level Chip TLC: Tri Level Chip Discuss:

Slides:



Advertisements
Similar presentations
I/O Management and Disk Scheduling Chapter 11. I/O Driver OS module which controls an I/O device hides the device specifics from the above layers in the.
Advertisements

CS 346 – April 4 Mass storage –Disk formatting –Managing swap space –RAID Commitment –Please finish chapter 12.
RAID (Redundant Arrays of Independent Disks). Disk organization technique that manages a large number of disks, providing a view of a single disk of High.
RAID Oh yes Whats RAID? Redundant Array (of) Independent Disks. A scheme involving multiple disks which replicates data across multiple drives. Methods.
RAID Redundant Array of Independent Disks
Flash storage memory and Design Trade offs for SSD performance
Thank you for your introduction.
XtremIO Data Protection (XDP) Explained
 RAID stands for Redundant Array of Independent Disks  A system of arranging multiple disks for redundancy (or performance)  Term first coined in 1987.
Under Embargo until December 10, 2007 Introducing Cypress West Bridge™Astoria TM.
Operating Systems ECE344 Ashvin Goel ECE University of Toronto Disks and RAID.
Chapter 3 Presented by: Anupam Mittal.  Data protection: Concept of RAID and its Components Data Protection: RAID - 2.
120/MAPLD 2004 Maintaining Data Integrity in EEPROM’s Ed Patnaude Maxwell Technologies San Diego, Ca.
And How It Effects SQL Server. NAND Flash Structure MLC and SLC Compared NAND Flash Read Properties NAND Flash Write Properties Wear-Leveling Garbage.
Computer ArchitectureFall 2007 © November 28, 2007 Karem A. Sakallah Lecture 24 Disk IO and RAID CS : Computer Architecture.
Other Disk Details. 2 Disk Formatting After manufacturing disk has no information –Is stack of platters coated with magnetizable metal oxide Before use,
Avishai Wool lecture Introduction to Systems Programming Lecture 8.3 Non-volatile Memory Flash.
Computer ArchitectureFall 2008 © November 12, 2007 Nael Abu-Ghazaleh Lecture 24 Disk IO.
Secondary Storage CSCI 444/544 Operating Systems Fall 2008.
RAID Systems CS Introduction to Operating Systems.
Servers Redundant Array of Inexpensive Disks (RAID) –A group of hard disks is called a disk array FIGURE Server with redundant NICs.
By : Nabeel Ahmed Superior University Grw Campus.
Yu Cai1, Erich F. Haratsch2 , Onur Mutlu1 and Ken Mai1
RAID Redundancy is the factor for development of RAID in server environments. This allows for backup of the data in the storage in the event of failure.
 A basic overview  Presented by:  Steve Jones, Gran-IT Consulting, Inc.
Lecture 11: Storage Systems Disk, RAID, Dependability Kai Bu
Chapter 6 RAID. Chapter 6 — Storage and Other I/O Topics — 2 RAID Redundant Array of Inexpensive (Independent) Disks Use multiple smaller disks (c.f.
RAID Ref: Stallings. Introduction The rate in improvement in secondary storage performance has been considerably less than the rate for processors and.
CS 352 : Computer Organization and Design University of Wisconsin-Eau Claire Dan Ernst Storage Systems.
CSE 321b Computer Organization (2) تنظيم الحاسب (2) 3 rd year, Computer Engineering Winter 2015 Lecture #4 Dr. Hazem Ibrahim Shehata Dept. of Computer.
Redundant Array of Independent Disks
File system support on Multi Level Cell (MLC) flash in open source April 17, 2008 Kyungmin Park Software Laboratories Samsung Electronics.
N-Tier Client/Server Architectures Chapter 4 Server - RAID Copyright 2002, Dr. Ken Hoganson All rights reserved. OS Kernel Concept RAID – Redundant Array.
I/O – Chapter 8 Introduction Disk Storage and Dependability – 8.2 Buses and other connectors – 8.4 I/O performance measures – 8.6.
Lecture 9 of Advanced Databases Storage and File Structure (Part II) Instructor: Mr.Ahmed Al Astal.
Redundant Array of Inexpensive Disks aka Redundant Array of Independent Disks (RAID) Modified from CCT slides.
/38 Lifetime Management of Flash-Based SSDs Using Recovery-Aware Dynamic Throttling Sungjin Lee, Taejin Kim, Kyungho Kim, and Jihong Kim Seoul.
2010 IEEE ICECS - Athens, Greece, December1 Using Flash memories as SIMO channels for extending the lifetime of Solid-State Drives Maria Varsamou.
Thomas coughlin Those slides which are signed by “ * Were not in the main document. these slide are just gathered for better understanding.
Lecture 16: Storage and I/O EEN 312: Processors: Hardware, Software, and Interfacing Department of Electrical and Computer Engineering Spring 2014, Dr.
RAID SECTION (2.3.5) ASHLEY BAILEY SEYEDFARAZ YASROBI GOKUL SHANKAR.
I/O Computer Organization II 1 Introduction I/O devices can be characterized by – Behavior: input, output, storage – Partner: human or machine – Data rate:
Redundant Array of Independent Disks.  Many systems today need to store many terabytes of data.  Don’t want to use single, large disk  too expensive.
Embedded System Lab. Daeyeon Son Neighbor-Cell Assisted Error Correction for MLC NAND Flash Memories Yu Cai 1, Gulay Yalcin 2, Onur Mutlu 1, Erich F. Haratsch.
Flash Memory. Points of Discussion  Flash Memory Generalities  Construction & Properties  History of Flash Memory  NOR & NAND Architectures  Optimizations.
RAID Systems Ver.2.0 Jan 09, 2005 Syam. RAID Primer Redundant Array of Inexpensive Disks random, real-time, redundant, array, assembly, interconnected,
Thomas Schwarz, S.J. Qin Xin, Ethan Miller, Darrell Long, Andy Hospodor, Spencer Ng Summarized by Leonid Kibrik.
Data Retention in MLC NAND FLASH Memory: Characterization, Optimization, and Recovery. 서동화
Hands-On Microsoft Windows Server 2008 Chapter 7 Configuring and Managing Data Storage.
Disks. ●Circular-shaped storage medium ●Two main types: Magnetic and Optical ●Random access to memory ●The hardware must be controlled by driver software.
대용량 플래시 SSD의 시스템 구성, 핵심기술 및 기술동향
1 Paolo Bianco Storage Architect Sun Microsystems An overview on Hybrid Storage Technologies.
I/O Errors 1 Computer Organization II © McQuain RAID Redundant Array of Inexpensive (Independent) Disks – Use multiple smaller disks (c.f.
CS Introduction to Operating Systems
Internal Parallelism of Flash Memory-Based Solid-State Drives
COS 518: Advanced Computer Systems Lecture 8 Michael Freedman
A Case for Redundant Arrays of Inexpensive Disks (RAID)
Understanding Modern Flash Memory Systems
What you should know about Flash Storage
DuraCache: A Durable SSD cache Using MLC NAND Flash Ren-Shuo Liu, Chia-Lin Yang, Cheng-Hsuan Li, Geng-You Chen IEEE Design Automation Conference.
Presented By: Rob Douglas, Alex Alexandrov
Flash Disk Technology Stop the Spin!
Introduction I/O devices can be characterized by I/O bus connections
Information Storage and Spintronics 09
RAID RAID Mukesh N Tekwani
COS 518: Advanced Computer Systems Lecture 8 Michael Freedman
UNIT IV RAID.
RAID RAID Mukesh N Tekwani April 23, 2019
COS 518: Advanced Computer Systems Lecture 9 Michael Freedman
Information Storage and Spintronics 08
Presentation transcript:

0 秘 Type of NAND FLASH Discuss the Differences between Flash NAND Technologies: SLC :Single Level Chip MLC: Multi Level Chip TLC: Tri Level Chip Discuss: Error Correction: ECC – FEC vs. RAID

1 秘 Type of NAND FLASH Flash memory (both NOR and NAND types)was invented by TOSHIBA /Dr. Fujio Masuoka circa 1980.

2 秘 Type of NAND FLASH

3 秘 components-inc-flash-memory FLASH NAND: NOW CELEBRATING 25 YEARS. NAND was invented to replace HDD “Technology” by having a device that can continue to operate even in failure mode FLASH needs its own Dedicated system Flash Controller. A Data controller to emulate the HDD Sector//Header Controller is the Host interface creating HDD commands into Flash memory Also to include error detect/defect/replacing sector blocks without shutting down or rebuilding. Made to prevent hitting same physical cells. ( Called Wear leveling) Type of NAND FLASH

4 秘

5 秘

6 秘

7 秘 Difference Between Single Level Cell and Multi Level Cell Flash Memory Type of NAND FLASH

8 秘 SSD is usually MLC Based Single DIE: 64 Gb 8 Die in a Package 8x 64Gb= 512 Gbits. Offer better Density Improvements and Life cycle Retention R/W Endurance Algorithm management is needed for MLC. As MLC Noise Interference is greater when writing more information to a cell ( Not the case for SLC). To manage Noise interference between adjacent Cells Step Voltages is applied to minimize noise interference.

9 秘 Type of NAND FLASH

10 秘 Type of NAND FLASH

11 秘 Type of NAND FLASH Flash MemoryHDD MTBF300 million hours per 1 device0.1million hours per 1 drive MTBF when HD/SD each of 5,000 advertise program 45,000 hours (about five years) 2,500 hours (about 3.4 months) MTBF when using ECC (Error Correction Code) hours - MTBF when using (4+1) RAID IOPS: HDD = 15 k RPM 10 K HDD =150 IOPS vs 4000 IOPS Calculations on MLC HDD Random Reads Vs. FLASH Sequential Reads HDD: Writes over Vs FLASH: Erase before Write (NAND Can Always Read instantly Anywhere from Chip)

12 秘 Type of NAND FLASH

13 秘 Type of NAND FLASH The image above is a NAND array with ~16 billion transistors (one transistor is required per cell), i.e. 16 gigabits (Gb). This array can be turned into either SLC, MLC, or TLC. Current Production” Single Die” is now a 128Gb 19 Nm For SLC, MCL or TLC.

14 秘 Type of NAND FLASH

15 秘 Type of NAND FLASH

16 秘 Write /Erase

17 秘 Type of NAND FLASH

18 秘 Type of NAND FLASH

19 秘 Density Improvements : Current 19Nm down to 10Nm in 7 years? Future 3D NAND Flash by 2015 by Layer stack of 15 Type of NAND FLASH

20 秘 Type of NAND FLASH

21 秘 Type of NAND FLASH

22 秘 Type of NAND FLASH

23 秘 Type of NAND FLASH For Video Server: Toshiba Creates a High Level “RAID” Data recovery with Redundancy ECC and FEC. Error Correction Coding Forward Error Correction Allowing continued playout during Chip errors By pre calculating the Parity Bits to the RAW Data

24 秘 1. Toshiba unique FLASH Memory Controller Toshiba has own unique FLASH memory controller which handles Wear-leveling and RAID. The FLASH memory controller manages device wear-leveling so that the writing time into each cell across all chip devices is completely equalized. The alarm threshold for too much writing onto a certain device is controlled. The Memory controller also Manages “BAD BLOCK” to avoid to use, yet will still continue to operate. The number of memory boards under one memory controller is 4 cards in normal configuration, 5 in RAID configuration. DATA compensation technique

25 秘 2. Error correction method OAM FLASH has a Two layer error correction method. Lower layer is done by Reed-Solomon (32,30) in each memory board and High layer FEC Reed-Solomon (240,224) in memory controller. (1)Low layer error correction, Reed-Solomon (32,30) The unit of data writing into FLASH memory is 32 bytes, 1 byte is written into 1device, 32 FLASH memory devices are written in parallel. 32 bytes data include 2 bytes Reed-Solomon code. Using this RS code, 1 byte error correction, that is 1 device failure, is detected and corrected in each memory board. Memory board reports to memory controller that “low layer error “ was made corrected Therefore memory controller knows 1 device failure in memory board but does nothing because read data has been already corrected. Up to 8 device failures can be corrected by low layer error correction because of depth expansion. The number of correctable device failures depends on the location of device failures. DATA compensation technique

26 秘 DATA compensation technique Memory board

27 秘 (2) High layer error correction, Reed-Solomon (240,224) Memory controller also adds 16 bytes Reed-Solomon code into every 224 bytes data. 30bytes data comes from each memory board at 1 cycle. To get 240 bytes it takes 2 cycles. 30bytes x 2cycles x 4 boards = 240bytes DATA compensation technique

28 秘 240 bytes data that includes 224 bytes original data and 16 bytes RS code is separated and written in/read from 4 memory board for 2 access cycles. 120 bytes to/from 4 memory boards in 1 access cycle, 30 bytes to/from 1 memory board in 1 access cycle. DATA compensation technique

29 秘 Reed-Solomon (240,224) can correct 8 bytes error in 240 bytes. There should be 2 bytes error data in 240 bytes in the case that 1 device failure occurs because two sets of 1 byte error appear according to two read cycles in 240 bytes read operation. So memory controller can correct 4 device failures by Reed-Solomon (224,240). Up to 32, 4 x 8, device failures can be corrected. DATA compensation technique

30 秘 3. RAID The number of memory boards under one memory controller is 4 in normal configuration, 5 in RAID configuration. Parity data will be written in one additional memory board in RAID configuration. DATA compensation technique

31 秘 Under RAID configuration, the memory controller recognizes new memory board when inserted into failed memory slot, the content data which was in that location is re-created from the 4 boards using parity. Data is now rapidly recovered onto the new memory board. DATA compensation technique