-Kavyashree Pilar. ● Implementation of parity bit generator and checker circuit. ● Project deliverables: – Schematic – Worst case timing analysis – Power.

Slides:

Advertisements

Similar presentations

SAAB SPACE 1 The M2 ASIC A mixed analogue/digital ASIC for acquisition and control in data handling systems Olle Martinsson AMICSA, October 2-3, 2006.

Advertisements

Produce Your Own PCB Board Jack Ou Engineering Science Sonoma State University.

S. Veneziano, Lecce 21 February 2002 RPC readout and trigger electronics status Lecce 21/02/2002.

4bit Parallel to Serial Data Stream Converter By Ronne Abat Johnny Liu.

Design Goal Design an Analog-to-Digital Conversion chip to meet demands of high quality voice applications such as: Digital Telephony, Digital Hearing.

Combinational Logic and Verilog. XORs and XNORs XOR.

PCB design with Design Entry CIS and Layout Plus

Here’s a partial schematic we’ll use to illustrate the advantage of a ground plane. The idea is that an output pin on the microprocessor is driving an.

Lecture 1 Design Hierarchy Chapter 1. Digital System Design Flow 1.Register-Transfer Levl (RTL) – e.g. VHDL/Verilog 2.Gate Level Design 3.Circuit Level.

GROUP MEMBERS TU NGUYEN DINH LE. 4 bit Parallel input to serial output (4bit_PISO) shift REG.

Parity. 2 Datasheets TTL:  CMOS: 

EE166 Final Presentation Patsapol Kriausakul Sung Min Park Dennis Won Howard Yuan.

1 4-Bit ALU Chun-Wai Lee Shiela Valenciano Advisor: Dr. David Parent 12/05/05.

San Jose State University Department of Electrical Engineering 4-BIT SERIAL TO PARALLEL CONVERTER EE 166, CMOS DIGITAL INTEGRATED CIRCUIT FINAL PROJECT.

1 DESIGN OF 8-BIT ALU Vijigish Lella Harish Gogineni Bangar Raju Singaraju Advisor: Dr. David W. Parent 8 May 2006.

Nolan Clark.  Each RGB led color connects to a different 16- channel driver (total of 3 primary drivers)  3 16-channel drivers daisy chained together.

ECE 331 – Digital System Design Power Dissipation and Additional Design Constraints (Lecture #14) The slides included herein were taken from the materials.

ECE 331 – Digital System Design Power Dissipation and Propagation Delay.

1 Terminations Chris Allen Course website URL people.eecs.ku.edu/~callen/713/EECS713.htm.

Layout Considerations of Non-Isolated Switching Mode Power Supply

Thermal and Layout considerations for Integrated FET chargers Charles Mauney October 2013.

The printed circuit board (PCB) design

Various Topics Related to FEB Liang Han, Ge Jin University of Science and Technology of China Dec.21,2013.

A look at “Common” mistakes

Global Timing Constraints FPGA Design Workshop. Objectives  Apply timing constraints to a simple synchronous design  Specify global timing constraints.

EAGLE Schematic Module PCB Layout Editor Autorouter Module.

A look at “Common” mistakes David Green Oklahoma State University

Impact of PCB routing techniques on EMC performance of High Speed Interfaces Presented on: March 13th, 2014.

ECE 477 DESIGN REVIEW TEAM 2  FALL 2011 Members: Bo Yuan, Yimin Xiao, Yang Yang, Jintao Zhang.

Digital Components and Combinational Circuits Sachin Kharady.

Lessons Learned The Hard Way: FPGA  PCB Integration Challenges Dave Brady & Bruce Riggins.

1 Embedded Systems Computer Architecture. Embedded Systems2 Memory Hierarchy Registers Cache RAM Disk L2 Cache Speed (faster) Cost (cheaper per-byte)

Fall 2004EE 3563 Digital Systems Design EE3563 Multiplexers  A multiplexer is a digital switch  Allows a device to select a single line from many  Some.

January 22, 1999SciFi L1 Trigger Review 1 Analog Hardware Front-end Board (CTT_FE) –Transmit (and split) the VLPC signal to the Multi-chip Modules –Discriminate.

Exclusive OR Gate. Logically, the exclusive OR (XOR) operation can be seen as either of the following operations:exclusive OR (XOR) 1. A AND NOT B OR.

A CTIVITY II: ALICE ITS R EADOUT E LECTRONICS S ERIAL L INK C HARACTERIZATION Hira Ilyas Madiha Tajwar Jibran Ahmed Raise Ikram (carrier board) Dr. Attiq.

Trace connecting two pads! More than 45 degree bends Traces too close together Rule of thumb: traces at least 40 mil apart.

TCSP Presentation #3 Team 14 SPOT DASH. Schematics 3 Pages 3 Pages Page 1: Buttons, LEDs, sensors related circuits Page 1: Buttons, LEDs, sensors related.

Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 33: November 20, 2013 Crosstalk.

NAND-NAND and NOR-NOR Circuits and Even and Odd Logic Functions ECE 301 – Digital Electronics.

ADC – FIR Filter – DAC KEVIN COOLEY. Overview  Components  Schematic  Hardware Design Considerations  Digital Filters/FPGA Design Tools  Questions.

ASIC Activities for the PANDA GSI Peter Wieczorek.

Low Power, High-Throughput AD Converters

Combinational Logic Design. 2 Combinational Circuits A combinational logic circuit has: ♦ A set of m Boolean inputs, ♦ A set of n Boolean outputs ♦ n.

Low Power, High-Throughput AD Converters

Logic Gates Chapter 5 Subject: Digital System Year: 2009.

The printed circuit board (PCB) design §PCB design is part of the design process of a product in electronics industry. §PCB is a piece of insulating plastic.

Lianna Dicke MOTOR HARDWARE BREAKDOWN. Design Goals: Drive DC motor that draws 5 A maximum continuous current Voltage operation at 12 Volts (automotive)

Chapter 2. High-speed properties of logic gates.

Visible Light Photon Counter Integrator Group 48: Katie Nguyen, Austin Jin ECE445 Spring 2016 May 1, 2016.

Combinational Logic Design. 2 Combinational Circuits A combinational logic circuit has: ♦ A set of m Boolean inputs, ♦ A set of n Boolean outputs ♦ n.

전자파 연구실 1. Fundamentals. 전자파 연구실 1.1 Frequency and time Passive circuit elements is emphasized in high speed digital design : Wires, PCB, IC- package.

Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 30: November 21, 2012 Crosstalk.

32ch Beam-Former for Medical Ultrasound Scanner Performed by : Alaa Mozlbat, Hanna Abo Hanna. Instructor : Evgeniy Kuksin.

Ground Planes, Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.

Development of T3Maps adapter boards

Project Plan, Task Checklist, Estimates Project Prototyping

Calorimeter Mu2e Development electronics Front-end Review

How to debug PMP systems A guideline for Application Engineers

Basic Electronic Assembly and Test

Exclusive OR Gate.

NAND Gate Truth table To implement the design,

Figure 5. 1 An example of AND-OR logic

5 Gsps ADC Developement and Future Collaboration

Timing Analysis 11/21/2018.

Fanout Clock Skew Lab Exercise

Digital Fundamentals Floyd Chapter 1 Tenth Edition

Design Methodology & HDL

ECE 331 – Digital System Design

Presentation transcript:

-Kavyashree Pilar

● Implementation of parity bit generator and checker circuit. ● Project deliverables: – Schematic – Worst case timing analysis – Power and thermal analysis – Hardware implementation and functionality verification.

Random data generator: Pseudo-Random noise generator circuit Parity bit generator : Generates a logic high parity bit when odd number of data bits are on logic high state. Channel : Represents noisy environment which can alter one or more data bits and the parity bit. Parity checker: Generates a new parity bit using the data bits and compares it with the parity bit received with data.

● ICs used: ● 74AC164 : 8 bit shift register ● 74AC86 : Quad 2-input ExOR gate ● PCB Board Specification: ● Standard board : 10mils thick with copper routing layers on top and bottom.

● Trise_min= 3ns ● F_knee = MHz ● AC coupling capacitor value = 100pF ● Length of rising edge(L) = ” ● L/4 = ” ● Longest trace length ~ 5” ● No termination required

PNR data generator tPLH of U1 = 12.5ns tPLH of U2 = 10.8ns Q5-Ex-or input = Ex-or output – B = Setup time for U1= 2.5ns Minimum clock period = ns Maximum operating frequency =36.76MHz

● U1: 74AC164 ● Each output drives 2 ExOR gate inputs ● Q5 and Q6 drive one more ExOR gate ● CPD= 150pF, Ci = 10pF, assume f = 36MHz ● Vcc=5.5V,Ic=3mA ● Pd = 234.3mW ● θJA = 70 0 C/W ● Junction temperature = C ● MTBF is very good – No cooling required.

All ExOR gates except U5 drive 4 ExOR inputs Cpd = 57pF Icc= 80uA Ci = 10pF Pd= mW θ JA = 70 0 C/W Junction temperature = C U5 drives 3 Ex-OR inputs: Pd = mW Junction temperature = C

Hardware implementation Functionality testing: Verification of parity bit generation circuit Verification of parity checker circuit

● PCB design using OrCAD capture/CIS and PCB editor. ● Issues faced and solutions: ● ORCAD capture – schematic done V6.6 demo version can not be modified with V6.3. ● Demo version can handle only upto 60 components. ● The following command can be used on command prompt can be used when netlist generation via GUI fails: C:\Cadence\SPB_16.3\tools\capture\pstswp -pst -d ".DSN" -n "allegro" -c "C:\Cadence\SPB_16.3\tools\capture\allegro.cfg"

CMOS design – analyze termination requirements before starting with the schematics.

● Datasheets: ● CD74AC86 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATE - Texas Instruments ● CD54/74AC164, CD54/74ACT164 8-Bit Serial-In/Parallel-Out Shift Registe r - Texas Instruments ● Thermal conductivity information ● PCB Design : ● “Capture CIS Tutorial” - Ekarat Laohavaleeson ● “Layout Editor Tutorial” - Jordan Bisasky ● Page/ReferenceDocuments/Switches/switches.html Page/ReferenceDocuments/Switches/switches.html