(5.1) Integrated Circuit Processing  Pulling ingots  Wafers  Patterning  Fabrication cycle  Testing  Packaging  CAD design of ICs  Future issues.

Slides:



Advertisements
Similar presentations
FABRICATION PROCESSES
Advertisements

Course: Analog Circuit Design Time schedule: Tu We Th Office hours: Tu Exams: Feb. (2), Jun.-Jul. (2), Sep.
CMOS Fabrication EMT 251.
Lecture 0: Introduction
CMOS Process at a Glance
VLSI Design Lecture 2: Basic Fabrication Steps and Layout
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
1 Microelectronics Processing Course - J. Salzman - Jan Microelectronics Processing Oxidation.
Fabrication of p-n junction in Si Silicon wafer [1-0-0] Type: N Dopant: P Resistivity: Ω-cm Thickness: µm.
Electronics Manufacturing Processes Manufacture of Electronics Components Manufacture of Printed Circuit Boards (PCB’s) Assembly of components on PCB’s.
Introduction to CMOS VLSI Design Lecture 0: Introduction
Design and Implementation of VLSI Systems (EN1600) lecture04 Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Sedra/Prentice.
The Physical Structure (NMOS)
Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007 [sources: Sedra/Prentice Hall, Saint/McGrawHill,
The Deposition Process
ECE 424 – Introduction to VLSI Design Emre Yengel Department of Electrical and Communication Engineering Fall 2012.
Device Fabrication Example
Introduction Integrated circuits: many transistors on one chip.
Rochester Institute of Technology - MicroE © REP/LFF 8/17/2015 Metal Gate PMOS Process EMCR201 PMOS page-1  10 Micrometer Design Rules  4 Design Layers.
ISAT 436 Micro-/Nanofabrication and Applications MOS Transistor Fabrication David J. Lawrence Spring 2001.
Z. Feng VLSI Design 1.1 VLSI Design MOSFET Zhuo Feng.
CS/EE 6710 CMOS Processing. N-type Transistor + - i electrons Vds +Vgs S G D.
Fabrication of Active Matrix (STEM) Detectors
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication  Silicon Ingots  Wafers  Chip Fabrication Steps (FEOL, BEOL)  Processing Categories 
Lecture 0: Introduction. CMOS VLSI Design 4th Ed. 0: Introduction2 Introduction  Integrated circuits: many transistors on one chip.  Very Large Scale.
CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila.
1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,
Chapter 4 Overview of Wafer Fabrication
I.C. Technology Processing Course Trinity College Dublin.
SEMINAR PRESENTATION ON IC FABRICATION PROCESS
Introduction to CMOS VLSI Design CMOS Fabrication and Layout Harris, 2004 Updated by Li Chen, 2010.
Fabrication Technology(1)
Top Down Manufacturing
Norhayati Soin 05 KEEE 4426 WEEK 12/1 3/13/2005 KEEE 4426 WEEK 12 CMOS FABRICATION PROCESS.
Introduction EE1411 Manufacturing Process. EE1412 What is a Semiconductor? Low resistivity => “conductor” High resistivity => “insulator” Intermediate.
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.
ISAT 436 Micro-/Nanofabrication and Applications Photolithography David J. Lawrence Spring 2004.
NMOS FABRICATION 1. Processing is carried out on a thin wafer cut from a single crystal of silicon of high purity into which the required p-impurities.
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
©2008 R. Gupta, UCSD COSMOS Summer 2008 Chips and Chip Making Rajesh K. Gupta Computer Science and Engineering University of California, San Diego.
1 Overview of Fabrication Processes of MOSFETs and Layout Design Rules.
CMOS VLSI Design Introduction
CMOS VLSI Fabrication.
CMOS FABRICATION.
Course: Analog Circuit Design Time schedule: Mo We Th Office hours: We Exams: Feb. (2), Jun.-Jul. (2), Sep.
2007/11/20 Paul C.-P. Chao Optoelectronic System and Control Lab., EE, NCTU P1 Copyright 2015 by Paul Chao, NCTU VLSI Lecture 0: Introduction Paul C.–P.
Definition History Fabrication process Advantages Disadvantages Applications.
Farooq Ahmad Shah Manufacturing of Microprocessor.
Patterning - Photolithography
CMOS Fabrication EMT 251.
CMOS VLSI Design Lecture 2: Fabrication & Layout
1. Introduction. Diseño de Circuitos Digitales para Comunicaciones Introduction Integrated circuits: many transistors on one chip. Very Large Scale Integration.
Integrated Circuits.
CMOS Fabrication CMOS transistors are fabricated on silicon wafer
Prof. Jang-Ung Park (박장웅)
Manufacturing Process I
Chapter 1 & Chapter 3.
Electronics Manufacturing Processes
Silicon Wafer cm (5’’- 8’’) mm
Lecture #25 OUTLINE Device isolation methods Electrical contacts to Si
Process flow part 2 Develop a basic-level process flow for creating a simple MEMS device State and explain the principles involved in attaining good mask.
Manufacturing Process I
Device Fabrication And Diffusion Overview
IC Fabrication Overview Procedure of Silicon Wafer Production
Device Fabrication And Diffusion Overview
CSE 87 Fall 2007 Chips and Chip Making
Basic Planar Process 1. Silicon wafer (substrate) preparation
Presentation transcript:

(5.1) Integrated Circuit Processing  Pulling ingots  Wafers  Patterning  Fabrication cycle  Testing  Packaging  CAD design of ICs  Future issues

(5.2) Pulling Ingots  Monocrystalline silicon is produced from purified polycrystalline silicon by “pulling” an ingot – polysilicon is melted using radio frequency induction heaters – “seed crystal” of monocrystalline silicon is dipped into melt – silicon grows around structure of seed as seed is slowly withdrawn

(5.3) Pulling Ingots (continued)  Produces an ingot of pure silicon – 400 mm mm long (15” - 39”) – 150 mm mm in diameter (6” - 8”)  Growth is a slow process – hours  Silicon is often doped as it’s grown

(5.4) Wafers  Ingot is finely shaped using abrasive belts – flat spot added for alignment during processing  Sawed into wafers about 600 microns thick – only a few microns are actually used for IC devices – then etched, polished, and cleaned – stacked in carriers

(5.5) Silicon Dioxide and Polysilicon  Silicon dioxide is created by interaction between silicon and oxygen or water vapor – Si + O 2 = SiO 2 or Si + 2H 2 O = SiO 2 + 2H 2 – protects surface from contaminants – forms insulating layer between conductors – form barrier to dopants during diffusion or ion implantation – grows above and into silicon surface  Polysilicon – silicon without a single crystal structure – created when silicon is epitaxially grown on SiO 2 – also a conductor, but with much more resistance than metal or diffused layers – commonly used (heavily doped) for gate connections in most MOS processes 40% 60%

(5.6) Patterning  Patterning creates a regular pattern on the surface of the chip, which is used to create features of the IC – involves alternative lithography and etching steps – each of several layers involves a separate pattern  Lithography – patterns are contained on masks » eg, chrome on glass – surface of the wafer is covered with photoresist » organic material sensistive to uv light or X-rays » spin and bake » positive resist becomes more soluable when exposed resist will be removed where mask is clear » negative resist becomes less soluable when exposed resist will be removed where mask is opaque

(5.7) Patterning (continued)  Lithography (continued) – mask placed very close to wafer, flooded with uv light – solvents remove exposed (unexposed) resist  Etching removes material from wafer surface where resist has been removed – isotropic etching works at same rate in all directions of material

(5.8) Patterning (continued)  Etching (continued) – anisotropic etching works faster in one direction than the other – wet etching uses liquid solvents to remove materials » eg, HF for SiO 2 – dry etching uses gas to remove materials » less undercutting » can monitor reactants during process, determine automatically when etching is finished  Finally, remaining photoresist is removed – organic solvents or chromic acid – pure oxygen, to oxidize organic resist materials

(5.9) Metalization  Metalization is used to create contacts with the silicon and to make interconnections on the chip  Desired properties are – low resistivity » in ohms/square – good adhesion to silicon and insulators – good coverage of steps in chip surface – immunity to corrosion – ductility (so temperature cycles don’t cause failures)

(5.10) Metalization (continued)  Aluminum is common choice but – Al causes spikes into Si, giving leaky junctions – high currents carry Al atoms with them, creating shorts – low melting point prohibits high heat processing later  Latest step is to use copper – IBM has been shipping chips with copper for a year » smaller, 50% less power consumption – other fabs to follow soon

(5.11) NMOS Fabrication Cycle  Start with p-type silicon wafer  Grow a “passivation” layer of SiO 2 (silicon dioxide) over the entire wafer  Use lithography and a mask to define the source and drain areas, and etch to expose the wafer surface – first masking step  Diffuse phosphorous to create source and drain n-type regions

(5.12) NMOS Fabrication Cycle (continued)  Use lithography and a mask to define the gate area, and etch to expose the wafer surface – second masking step  Grow a thin layer of SiO2 as the gate insulator  Use lithography and a mask to define the source and drain contact areas, and etch to expose the wafer surface – third masking step

(5.13) NMOS Fabrication Cycle (continued)  Evaporate metal (typically copper) over entire surface of wafer  Use lithography and a mask to define the interconnect areas, and etch away all other metal – fourth masking step An excellent animation of this process is available at education/fab/NMOS/nmos.html

(5.14) Testing  Two different kinds of testing – process testing – function testing  Process testing uses special patterns in separate areas on the wafer to measure important parameters – resistivity of various conductive materials » diffused or ion implanted areas » polysilicon » metal – contact resistance – line width and mask alignment – simple components » transistors » capacitors » simple logic gates

(5.15) Testing (continued)  Functional testing – simple or regular circuits can be tested completely » memories – complex circuits cannot be fully tested » test individual functions or paths registers arithmetic and logic units simple instructions data paths – modifying designs for easier testing, and automated visual inspection for particular flaws, are active research areas

(5.16) Packaging  Silicon processing steps are performed on whole wafers – 150mm to 200mm in diameter

(5.17) Packaging (continued)  Each wafer contains many individual chips – 5mm to 15 mm square  Chips are scribed with a diamond saw or diamond-tipped scribe, or a laser, and fractured along the scribe lines into chips

(5.18) Packaging (continued)  Each chip is cemented into a package  Wire leads from pins on the package to bonding pads on the chip are installed  A cover is cemented over the cavity and marked

(5.19) Computer-Aided Design of ICs  IC design started as hand process – leads to many errors – requires many trial fabrications and tests to refine design before production » small batches, very expensive  Around 1980, computer- aided design systems began to be used for ICs – simple notations for expressing components of chip – component libraries for reuse of earlier designs » and mirroring, rotation, etc.

(5.20) Computer-Aided Design of ICs (continued)  CAD systems (continued) – enforce design rules – help with routing of connections – simulation of interim designs » 2-D or 3-D device simulators » logic simulators » timing simulators  Design and layout happens at display  Simulation happens in batch mode – extremely computation intensive  Once design is ready for fabrication, CAD system produces pattern generation files

(5.21) Computer-Aided Design of ICs (continued)  PG files go to mask house to create masks – photographi c exposure of geometric patterns to produce mask pattern (reticle) for one IC » typically 10x or more final size

(5.22) Computer-Aided Design of ICs (continued) – photo enlarge to produce “blowbacks” for visual inspection – create mask master by “step and repeat” photo reduction of reticle » precise alignment essential – make submaster and working masks  Send masks to fab line and fabricate wafers

(5.23) IC Design Rules  Want design of IC to be independent of process used to implement design – especially want to scale as process technologies improve  Place constraints on widths, separations, overlaps – base all measures on elementary distance unit – each process defines a value for in microns – pattern generator produces output files appropriately  Examples – diffused regions >= 2 – minimum line width 2 – separation of lines >=  – gate overlap >=  Current processes have = microns

(5.24) Future Issues  Current state-of-the-art – 0.18 micron feature size – die size about 2.5 cm 2 – about 5.5 million transistors on logic devices – 64 Mbit DRAMS » 64 million transistors  Lithography – wavelength of visible light is about 0.5 microns » less than this difficult to pattern with visible light » but 0.18 micron process is optical » uses phase coherence with laser light – electon beam exposure » expose resist directly on Si (no mask) – electron beam reticles, x-ray exposure of wafer » good for 0.0? micron features » physical limit of Si

(5.25) Future Issues (continued)  Die size – yield goes down as die size goes up – wafer scale integration – hampered by warping of wafer since Si and SiO2 expand and contract at different rates  Vertical stacking  Testing – improved design for testability – automated visual inspection  Expense management – partnerships