REAL-TIME COMMUNICATION ANALYSIS FOR NOCS WITH WORMHOLE SWITCHING Presented by Sina Gholamian, 1 09/11/2011.

Slides:



Advertisements
Similar presentations
Switching Techniques In large networks there might be multiple paths linking sender and receiver. Information may be switched as it travels through various.
Advertisements

Prof. Natalie Enright Jerger
Delay Analysis and Optimality of Scheduling Policies for Multihop Wireless Networks Gagan Raj Gupta Post-Doctoral Research Associate with the Parallel.
ECE 720T5 Fall 2011 Cyber-Physical Systems Rodolfo Pellizzoni.
1 IK1500 Communication Systems IK1330 Lecture 3: Networking Anders Västberg
Presentation of Designing Efficient Irregular Networks for Heterogeneous Systems-on-Chip by Christian Neeb and Norbert Wehn and Workload Driven Synthesis.
1 Analysis of Worst-case Delay Bounds for Best-effort Communication in Wormhole Networks on Chip Yue Qian 1, Zhonghai Lu 2, Wenhua Dou 1 1 School of Computer.
1 Message passing architectures and routing CEG 4131 Computer Architecture III Miodrag Bolic Material for these slides is taken from the book: W. Dally,
ECE 720T5 Fall 2011 Cyber-Physical Systems Rodolfo Pellizzoni.
Technion – Israel Institute of Technology Qualcomm Corp. Research and Development, San Diego, California Leveraging Application-Level Requirements in the.
Reporter: Bo-Yi Shiu Date: 2011/05/27 Virtual Point-to-Point Connections for NoCs Mehdi Modarressi, Arash Tavakkol, and Hamid Sarbazi- Azad IEEE TRANSACTIONS.
Allocator Implementations for Network-on-Chip Routers Daniel U. Becker and William J. Dally Concurrent VLSI Architecture Group Stanford University.
Module R R RRR R RRRRR RR R R R R Efficient Link Capacity and QoS Design for Wormhole Network-on-Chip Zvika Guz, Isask ’ har Walter, Evgeny Bolotin, Israel.
Jan 13, 2006Lahore University of Management Sciences1 Protection Routing in an MPLS Network using Bandwidth Sharing with Primary Paths Zartash Afzal Uzmi.
Data-Centric Energy Efficient Scheduling for Densely Deployed Sensor Networks IEEE Communications Society 2004 Chi Ma, Ming Ma and Yuanyuan Yang.
Network based System on Chip Part A Performed by: Medvedev Alexey Supervisor: Walter Isaschar (Zigmond) Winter-Spring 2006.
Lei Wang, Yuho Jin, Hyungjun Kim and Eun Jung Kim
In-Band Flow Establishment for End-to-End QoS in RDRN Saravanan Radhakrishnan.
A Real-Time Video Multicast Architecture for Assured Forwarding Services Ashraf Matrawy, Ioannis Lambadaris IEEE TRANSACTIONS ON MULTIMEDIA, AUGUST 2005.
Architecture and Routing for NoC-based FPGA Israel Cidon* *joint work with Roman Gindin and Idit Keidar.
Issues in System-Level Direct Networks Jason D. Bakos.
Trace-Driven Optimization of Networks-on-Chip Configurations Andrew B. Kahng †‡ Bill Lin ‡ Kambiz Samadi ‡ Rohit Sunkam Ramanujam ‡ University of California,
A General approach to MPLS Path Protection using Segments Ashish Gupta Ashish Gupta.
1 Near-Optimal Oblivious Routing for 3D-Mesh Networks ICCD 2008 Rohit Sunkam Ramanujam Bill Lin Electrical and Computer Engineering Department University.
High Throughput Route Selection in Multi-Rate Ad Hoc Wireless Networks Dr. Baruch Awerbuch, David Holmer, and Herbert Rubens Johns Hopkins University Department.
Performance and Power Efficient On-Chip Communication Using Adaptive Virtual Point-to-Point Connections M. Modarressi, H. Sarbazi-Azad, and A. Tavakkol.
End-to-End Delay Analysis for Fixed Priority Scheduling in WirelessHART Networks Abusayeed Saifullah, You Xu, Chenyang Lu, Yixin Chen.
Switching, routing, and flow control in interconnection networks.
Implement a QoS Algorithm for Real-Time Applications in the DiffServ-aware MPLS Network Zuo-Po Huang, *Ji-Feng Chiu, Wen-Shyang Hwang and *Ce-Kuen Shieh.
Switching Techniques Student: Blidaru Catalina Elena.
TitleEfficient Timing Channel Protection for On-Chip Networks Yao Wang and G. Edward Suh Cornell University.
Flow Models and Optimal Routing. How can we evaluate the performance of a routing algorithm –quantify how well they do –use arrival rates at nodes and.
1 The Turn Model for Adaptive Routing. 2 Summary Introduction to Direct Networks. Deadlocks in Wormhole Routing. System Model. Partially Adaptive Routing.
QoS-Aware In-Network Processing for Mission-Critical Wireless Cyber-Physical Systems Qiao Xiang Advisor: Hongwei Zhang Department of Computer Science Wayne.
Low Contention Mapping of RT Tasks onto a TilePro 64 Core Processor 1 Background Introduction = why 2 Goal 3 What 4 How 5 Experimental Result 6 Advantage.
Network Aware Resource Allocation in Distributed Clouds.
QoS Support in High-Speed, Wormhole Routing Networks Mario Gerla, B. Kannan, Bruce Kwan, Prasasth Palanti,Simon Walton.
An Efficient Approach for Content Delivery in Overlay Networks Mohammad Malli Chadi Barakat, Walid Dabbous Planete Project To appear in proceedings of.
Sami Al-wakeel 1 Data Transmission and Computer Networks The Switching Networks.
1 Reducing Queue Lock Pessimism in Multiprocessor Schedulability Analysis Yang Chang, Robert Davis and Andy Wellings Real-time Systems Research Group University.
1 Message passing architectures and routing CEG 4131 Computer Architecture III Miodrag Bolic Material for these slides is taken from the book: W. Dally,
Presenter: Min-Yu Lo 2015/10/19 Asit K. Mishra, N. Vijaykrishnan, Chita R. Das Computer Architecture (ISCA), th Annual International Symposium on.
Computer Networks with Internet Technology William Stallings
CS 8501 Networks-on-Chip (NoCs) Lukasz Szafaryn 15 FEB 10.
A Forward end-to-end delays Analysis for packet switched networks Georges Kemayo, Frédéric Ridouard, Henri Bauer, Pascal Richard LIAS, Université de Poitiers,
Resource Mapping and Scheduling for Heterogeneous Network Processor Systems Liang Yang, Tushar Gohad, Pavel Ghosh, Devesh Sinha, Arunabha Sen and Andrea.
Packet switching network Data is divided into packets. Transfer of information as payload in data packets Packets undergo random delays & possible loss.
Interconnect simulation. Different levels for Evaluating an architecture Numerical models – Mathematic formulations to obtain performance characteristics.
Interconnect simulation. Different levels for Evaluating an architecture Numerical models – Mathematic formulations to obtain performance characteristics.
BZUPAGES.COM Presentation On SWITCHING TECHNIQUE Presented To; Sir Taimoor Presented By; Beenish Jahangir 07_04 Uzma Noreen 07_08 Tayyaba Jahangir 07_33.
Run-time Adaptive on-chip Communication Scheme 林孟諭 Dept. of Electrical Engineering National Cheng Kung University Tainan, Taiwan, R.O.C.
Networks-on-Chip (NoC) Suleyman TOSUN Computer Engineering Deptartment Hacettepe University, Turkey.
EE 122: Lecture 15 (Quality of Service) Ion Stoica October 25, 2001.
Loss-Bounded Analysis for Differentiated Services. By Alexander Kesselman and Yishay Mansour Presented By Sharon Lubasz
Unit III Bandwidth Utilization: Multiplexing and Spectrum Spreading In practical life the bandwidth available of links is limited. The proper utilization.
Virtual-Channel Flow Control William J. Dally
ECE 720T5 Fall 2012 Cyber-Physical Systems Rodolfo Pellizzoni.
1 Traffic Engineering By Kavitha Ganapa. 2 Introduction Traffic engineering is concerned with the issue of performance evaluation and optimization of.
Power-aware NOC Reuse on the Testing of Core-based Systems* CSCE 932 Class Presentation by Xinwang Zhang April 26, 2007 * Erika Cota, et al., International.
On-time Network On-Chip: Analysis and Architecture CS252 Project Presentation Dai Bui.
Impact of Interference on Multi-hop Wireless Network Performance
ECE 720T5 Fall 2012 Cyber-Physical Systems
Switching Techniques In large networks there might be multiple paths linking sender and receiver. Information may be switched as it travels through various.
On-Time Network On-chip
Fault and Energy Aware Communication Mapping with Guaranteed Latency for Applications Implemented on NoC Sorin Manolache, Petru Eles, Zebo Peng {sorma,
Switching, routing, and flow control in interconnection networks
Switching Techniques In large networks there might be multiple paths linking sender and receiver. Information may be switched as it travels through various.
Virtual-Channel Flow Control
On-time Network On-chip
Switching Techniques.
Presentation transcript:

REAL-TIME COMMUNICATION ANALYSIS FOR NOCS WITH WORMHOLE SWITCHING Presented by Sina Gholamian, 1 09/11/2011

Paper Overview 2  Zheng Shi and Alan Burns Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching. In Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip (NOCS '08). IEEE Computer Society, Washington, DC, USA,  Zheng Shi and Alan Burns Schedulability analysis and task mapping for real-time on-chip communication. Real-Time Syst. 46, 3 (December 2010), DOI= /s  Real-Time Research Group, University of York, UK

Outline 3  Introduction and Motivation  QoS in NoC  Priority based wormhole switching  Worst case network latency analysis  Mapping Algorithm  Conclusions

Motivation 4  Networks on Chip(NoC) is an emerging architecture  Solving the issue of communication in SoCs  Scalability Traditional bus system is not good at scalability  High level of parallelism could be achieved All links could operate simultaneously on different data packets

Why RT-NoC ? 5  Today trend for designing multiprocessor system is NoC-based  NoC is a promising solution to design multi-core system  Real-time applications have a great share in today computer systems  So, We need a real-time NoC architecture to support the real-time application requirements for multi-core systems

Networks on Chip (NoC) 6  On-chip Communication:  Point-to-Point  Bus  NoC: packet-switched, shared, optimized for communications  Resource efficiency  High scalability  IP reusability  High performance

NoC needs QoS 7  Differentiated Service Requirement  Best Effort  Guaranteed Service  Performance parameters:  latency, bandwidth, bounded jitter and loss probability, in- order data, etc.  Real-Time Service:  The correctness relies on not only the communication result but also the completion time bound (deadline).  For hard real-time service, it is necessary that all the packets must be delivered before their deadlines even under worst case scenario.

Several Solutions 8  Contradiction: The network gives more efficiency and flexibility  However, introduces the unpredictable delay due to the contention  Real-time service, requires the timing to be predictable even under the worst case situation  Contention avoidable  Circuit Switching : aSoC  TDM : AEtheral, Nostrum Inefficient use of network resources Higher worst-case communication time  Contention acceptable  Priority based Wormhole Switching

Wormhole Switching 9  Advantages (with Virtual Channels)  Small Buffer Size  High Throughput  Low Average Latency

Priority Router Structure 10  There are sufficient VCs at each router  Each VC is assigned distinct global priority  Each flow also has a distinct priority  Flow only requests the VC with the same priority  At any time, only the flit with highest priority can access the output link  Flit-level priority preemption between different VCs

System Model 11  Characterize traffic-flow  A traffic-flow is packet stream which traverses the same route from source to destination and requires the same grade of service.  Attribute  P : Priority  C : Basic network latency  T : Period for periodic flow or minimal interval for sporadic flow  D : Deadline  J R : Release Jitter

Interrelationship 12  Direct competing:  direct interference set:  Indirect competing:  indirect interference

Wormhole Switching- A Case 13 Priority ordering:

Characterize Network Latency 14  Worst case network latency R:  The maximum length of time the packet could take to travel from source to destination  The flow is schedulable if R<=D  Basic network latency C:  the network latency happens when there is no traffic-flow contention.

Model and Assumption 15  The physical communication links are treated as shared competition resource  At any time, only one traffic-flow is permitted to access the shared path  The packet moves ahead when gets highest priority along the path  The arrivals of higher priority flows are considered as preemption interference  The allowable service time for a flow is all the time interval at which no higher priority flow competes for the same physical link

Network Latency Evaluation(1) 16  Worst Case Network Latency:  R i = C i + I i  R i : worst case latency:  I i: maximum interference the packets is supposed with maximum length and released at maximum rate

Network Latency Evaluation(2) 17  Worst case network latency equation  The equation is solved using iterative technique  Iterative starts with  and terminates when  Or which denotes the deadline miss for this flow

Consider Indirect Interference (1) 18  Minimal interval between subsequent preemption is less than period  This could happen only when indirect interference is considered.

Consider Indirect Interference (2) 19  Preemption interference upper bound  Worst case latency:

Case Example (1) 20 FlowCPTD  For : there is no higher priority than, so  For : shares the physical link with higher priority flow and

Case Example (2) 21  suffers both direct and indirect interference with  The interference jitter of referred to equals so Which stops at  Just analysis, no experimentation

Pessimistic Analysis 22  Considers the flow level interference  The higher level priority flow: blocks the lower level time for whole communication time  No routing scheme has been provided  By help of communication upper bounds: Routing paths should be chosen to meet all the dead lines

Tighter Analysis 23  Link level analysis  Instead of blocking the low level priority flow  Block it if the exact routing link is common  Result:

NoC Design 24  Generally, NoC design starts with an application specification which can be expressed as a set of communicating tasks  The second step is to partition and map these tasks onto the IPs of a NoC  With a mapping, the communications between the applications are done through the on-chip network

Mapping 25  For a given network topology and traffic pattern:  find a solution which maps a set of tasks onto an on- chip network, and assigns priority to each traffic-flow,  The timing bounds can be met with the minimal resource cost  The mapping/assignment problem is a kind of constraint based global optimization problem which is NP-hard

Mapping Algorithm 26  The cost function is:  w 1 and w 2 weights for f 1 and f 2  f 1 : schedulability, f 2 : priority and virtual channel overhead

Schedulability 27  if all flows meet the deadline, f 1 = 0

Algorithm(1) 28 1) The algorithm begins with an initial solution of a set of task mappings and traffic flow priority assignments 2) Randomly selects a single task or a traffic-flow 3) Reduce the cost by changing the location of the task or the priority of the traffic-flow 4) Repeat this process for all the tasks and flows

Algorithm(2) 29

Algorithm(3) 30

Algorithm(4) 31  The algorithm stops when no single change (either tasks mapping or flow priority) can reduce the cost further.  The solution obtained is not guaranteed to be optimal because  it is possible that a better solution may be obtained by simultaneously changing a task mapping and a flow priority  The algorithm does not consider the computation at source and destination

Conclusions 32  Real time communication service can be supported by priority based wormhole switching technique  The schedulable test is derived by worst case network latency analysis  Both direct and indirect interferences are taken into account  Mapping algorithm finds a mapping to make the flow set schedulable

References 33  Zheng Shi and Alan Burns Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching. In Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip (NOCS '08). IEEE Computer Society, Washington, DC, USA,  Zheng Shi and Alan Burns Schedulability analysis and task mapping for real-time on-chip communication. Real-Time Syst. 46, 3 (December 2010), DOI= /s

Questions? 34