Proposal for an Open Source Flash Failure Analysis Platform (FLAP) By Michael Tomer, Cory Shirts, SzeHsiang Harper, Jake Johns.

Slides:



Advertisements
Similar presentations
.NET Technology. Introduction Overview of.NET What.NET means for Developers, Users and Businesses Two.NET Research Projects:.NET Generics AsmL.
Advertisements

Basic Computer Vocabulary
DE2-115 Control Panel - Part I
Comparison of Altera NIOS II Processor with Analog Device’s TigerSHARC
Motor Control Lab Using Altera Nano FPGA
Week 1- Fall 2009 Dr. Kimberly E. Newman University of Colorado.
Motion Tracking Recorder 360 (MTR-360) Group #1 Lee Estep Philip Robertson Andy Schiestl Robert Tate.
Term Project Overview Yong Wang. Introduction Goal –familiarize with the design and implementation of a simple pipelined RISC processor What to do –Build.
Configurable System-on-Chip: Xilinx EDK
Systems Programming Course Gustavo Rodriguez-Rivera.
Altera’s Quartus II Installation, usage and tutorials Gopi Tummala Lab/Office Hours : Friday 2:00 PM to.
Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Project performed by: Naor Huri Idan Shmuel.
Downloading to Altera Nios Development Kit CSCE 488 Witawas Srisa-an.
ECE Department: University of Massachusetts, Amherst Lab 1: Introduction to NIOS II Hardware Development.
CSCE 430/830 A Tutorial of Project Tools By Dongyuan Zhan Feb. 4, 2010.
USB 2.0 to SD-Card File Transfer
DE2-115 Control Panel - Part II
Object Oriented Software Development 1. Introduction to C# and Visual Studio.
By: Nadav Haklai & Noam Rabinovici Supervisors: Mike Sumszyk & Roni Lavi Semester:Spring 2010.
Microsoft Visual Basic 2012 CHAPTER ONE Introduction to Visual Basic 2012 Programming.
Microsoft Visual Basic 2005 CHAPTER 1 Introduction to Visual Basic 2005 Programming.
Programming In C++ Spring Semester 2013 Programming In C++, Lecture 1.
Lesson 4 Computer Software
TC2-Computer Literacy Mr. Sencer February 8, 2010.
Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Spring 2009.
Operating Systems Operating System
Instructor: Li Ma Department of Computer Science Texas Southern University, Houston August, 2011.
Overview of SQL Server Alka Arora.
USB host for web camera connection
1.  Project Goals.  Project System Overview.  System Architecture.  Data Flow.  System Inputs.  System Outputs.  Rates.  Real Time Performance.
NOTE: To change the image on this slide, select the picture and delete it. Then click the Pictures icon in the placeholder to insert your own image. WEB.
ASP.NET  ASP.NET is a web development platform, which provides a programming model, a comprehensive software infrastructure and various services required.
OS Implementation On SOPC Midterm Presentation Performed by: Ariel Morali Nadav Malki Supervised by: Ina Rivkin.
Project Goals 1.Get to know Quartus SoPC builder environment 2.Stream 2.Stream Video 3.Build 3.Build foundation for part B - Tracking system.
1 3-General Purpose Processors: Altera Nios II 2 Altera Nios II processor A 32-bit soft core processor from Altera Comes in three cores: Fast, Standard,
What does a Computer Do?. What is a Computer? A computer is an electronic device, operating under the control of instructions stored in its own memory,
FPGA IRRADIATION and TESTING PLANS (Update) Ray Mountain, Marina Artuso, Bin Gui Syracuse University OUTLINE: 1.Core 2.Peripheral 3.Testing Procedures.
Fundamentals of Database Chapter 7 Database Technologies.
9 Chapter Nine Compiled Web Server Programs. 9 Chapter Objectives Learn about Common Gateway Interface (CGI) Create CGI programs that generate dynamic.
Software Writer:-Rashedul Hasan Editor:- Jasim Uddin.
Project Plan for nSite Central Michael Dunn Ryan Sessions Kyle Kerrigan.
Santa Clara, CA USA August Hardware Based Flash Memory Failure Characterization Platform Greg Bray B.S. Computer Engineering University of Utah
CDR- Digital Audio Recorder/Player Brian Cowdrey Mike Ingoldby Gaurav Raje Jeff Swetnam.
NIOS II Ethernet Communication Final Presentation
Database Systems: Design, Implementation, and Management Eighth Edition Chapter 14 Database Connectivity and Web Technologies.
N from what language did C++ originate? n what’s input, output device? n what’s main memory, memory location, memory address? n what’s a program, data?
NAND Flash Failure Behavior Sponsored By Micron Technology Inc.
1 Presented By: Eyal Enav and Tal Rath Eyal Enav and Tal Rath Supervisor: Mike Sumszyk Mike Sumszyk.
Part A Final Dor Obstbaum Kami Elbaz Advisor: Moshe Porian August 2012 FPGA S ETTING U SING F LASH.
A.Abhari CPS1251 Topic 1: Introduction to Computers Computer Hardware Computer components Connecting Computers Computer Software Operating System (OS)
Proposal for an Open Source Flash Failure Analysis Platform (FLAP) By Michael Tomer, Cory Shirts, SzeHsiang Harper, Jake Johns
12/03/07 U of U NAND Design Project Mid-Year Performance Presentation.
USB host for web camera connection Characterization presentation Presenters: Alexander Shapiro Sergey Alexandrov Supervisor: Mike Sumszyk High Speed Digital.
Performed by:Elkin Aleksey and Savi Esacov Instructor: Idan Shmuel המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי.
Week1: Introduction to Computer Networks. Copyright © 2012 Cengage Learning. All rights reserved.2 Objectives 2 Describe basic computer components and.
Embedded Systems Design with Qsys and Altera Monitor Program
Introduction Characteristics of USB System Model What needs to be done Platform Issues Conceptual Issues Timeline USB Monitoring David Harding Front page.
Microsoft Visual Basic 2015 CHAPTER ONE Introduction to Visual Basic 2015 Programming.
SEPTEMBER 8, 2015 Computer Hardware 1-1. HARDWARE TERMS CPU — Central Processing Unit RAM — Random-Access Memory  “random-access” means the CPU can read.
Data Stream Managing Unit Intermediate Presentation Advisor : Vitaly Spector Students : Neomi Makleff Hadas Azulay Lab : High Speed Digital Systems.
DE2-115 Control Panel - Part I
Lab 0: Familiarization with Equipment and Software
Lab 1: Using NIOS II processor for code execution on FPGA
DE2-115 Control Panel - Part II
Introduction to Visual Basic 2008 Programming
The Client/Server Database Environment
Serial Data Hub (Proj Dec13-13).
CIS16 Application Development – Programming with Visual Basic
Low cost FPGA implimentation of tracking system from USB to VGA
Computer Terms Review from what language did C++ originate?
Presentation transcript:

Proposal for an Open Source Flash Failure Analysis Platform (FLAP) By Michael Tomer, Cory Shirts, SzeHsiang Harper, Jake Johns

Introduction Cory

Introduction Flash Memory prevalence –Cell Phones, MP3 Players, Cameras, Hard Drives Still a new Technology –NAND flash memory has a limited number of read/write cycles, its behavior past this limit has not been widely analyzed Goals –Create a open source system to test NAND flash memory

BOM(Bill of Materials) FPGA BOARD VENDOR INFORMATION Altera contact: 357 S McCaslin Blvd, Louisville, CO F: P: Part # : DE2 DE2 Development & Education Board Time: 3-5 Days Price/Unit Cost: $ Quantity: 1 Total Cost: $269.00

BOM(Bill of Materials) Possible Alternative FPGA Digilent Inc. P.O. Box 428, Pullman, WA F: P: Part # : XUPV2P Virtex-II Pro Development System Time: 3-5 Days Price/Unit Cost: $ Quantity: 1 Total Cost: $299.00

BOM(Bill of Materials) NAND FLASH VENDOR INFORMATION Micron Technology contact: Dennis Z S Federal Way, Boise, ID F: P: Part # : 29F2G08AAC 2 Gbit w/ 8 bit I/O Time: 3-5 Days Price/Unit Cost: $0.00 Quantity: 6 Total Cost: $0.00 Provided by Micron

BOM (Bill of Materials) Software Components The following software components will be used to complete this project: TortoiseSVN subversion client – Free Download [7] Subclipse plugin for Eclipse/NIOS IDE – Free Download [8] Altera Quartus II Web Edition Verilog development environment – Free Download [9] Altera Nios II Embedded Design Suite – Free Download [9] LibUSBDotNet – C# LibUSB-Win32 wrapper for generic USB drivers – Free Download [5] Visual Studio IDE for C# GUI development – Provided by MSDNAA [10] Microsoft SQL 2008 Server - SQL database engine to store results - - MS SQL Express – Provided by MSDNAA [11]

Daughter Board / Memory Controller and FPGA Jake

FPGA Altera DE2 Development Board –NIOS II processor –Runs C code –Interfaces USB (for communication with the computer) IDE (for communication with the Daughter Board)

FPGA System On A Programmable Chip –Components are modularly programmed and developed FPGAs USB doesn’t need to know the specifics of the Daughterboard Internal components communicate over the Avalon Bus –The SOPC builder tool helps to automate the integration process

Integration The Avalon bus on the Altera FPGA allows segmentation of the various components –USB controller –Flash memory controller –GUI Each component can be developed separately without majorly affecting the other components and integrated with other components at a later date

Daughter Board Contains the 48-pin TSOP socket where the flash memory chip is tested. Communicates with FPGA through an IDE cable (but not using IDE interface)

NAND Memory Controller Responsible for writing and reading from NAND chip –Generates appropriate write signals timing of these signals is very important –Reads the responses from the NAND chip –Writes results directly into RAM (shared memory model) –Designed by last year’s team

USB interface Sze

USB interface LibUSBDotNet –Open source USB interface libraries Coded in C# Much easier that programming a full windows driver –Last years team had trouble getting USB working because they were trying to write their own USB driver

USB interface FPGA USB interface –Communicates with the host PC –Is programmed in firmware –Responsible for: receiving commands from the host PC Transmitting results to the host PC

USB interface Usb interface on host PC stores results in a SQL database –using the ActiveX Data Objects Classes of the.NET framework to communicate with the database Normalized database T-SQL (Transactional SQL) –extension to the SQL database programming language Initially SQL database will store basic info but can be expanded

Graphical User Interface on the PC and Risks Mike

Graphical User Interface on the PC Running tests –The GUI will allow the user to program a series of tests to run on the flash memory Commands –Read page and Verify –Program a page –Erase a block and check for failures Automated Testing patterns can be specified –range of blocks to test –Number of cycles to run for –Can use specific memory patters or randomly generated patterns for testing.

Graphical User Interface on the PC Memory testing patterns –RAM test patterns do not work well for testing flash memory (March pattern) Example: writes or reads cause cells in a different cell to be changed. –Need to choose testing patterns that solicit these types of failures 5n

Graphical User Interface on the PC Viewing Results –See raw data Sometime necessary –Display Graphs of data Allow the user to see trends over time –examples Flash memory is unreliable after X cycles Certain blocks of memory are more susceptible to failure than others

Conclusion Hartman

Risks Previous team( ) was unable to get full system working. They were only able to get the interface between the daugterboard and the fpga operational We will need to test and debug their interface for full functionality

Risks The previous team was unable to get USB working properly We may still have significant issues with usb connections –Hopefully using libusbdotnet will solve this

Risks We will need to complete quickly enough so that we can run tests on memory and determine failure patterns and rates

Implementation Timeline

Conclusion Using data generated by the FLAP platform it will be possible to: –Determine the best ECC algorithms –How many spare blocks per chip are necessary –Predict failure rates for specific use patterns (server vs. workstation use, etc)