Network-on-Chip A Channel Library for Asynchronous Circuit Design Supporting Mixed-Mode Modeling System-on-Chip Group, CSE-IMM, DTU.

Slides:



Advertisements
Similar presentations
P1801 PAR Extension Motivation Address deferred issues Consider further UPF/CPF convergence SAIF integration and extension Continue to raise the abstraction.
Advertisements

OBJECTIVES Learn the history of HDL Development. Learn how the HDL module is structured. Learn the use of operators in HDL module. Learn the different.
LCSL Logic Circuit Simulation Language Bogdan Caprita Julian Maller Sachin Nene Chaue Shen.
Reading1: An Introduction to Asynchronous Circuit Design Al Davis Steve Nowick University of Utah Columbia University.
Clockless Logic System-Level Specification and Synthesis Ack: Tiberiu Chelcea.
Southampton: Oct 99AMULET3i - 1 AMULET3i - asynchronous SoC Steve Furber - n Agenda: AMULET3i Design tools Future problems.
Presenter : Ching-Hua Huang 2012/4/16 A Low-latency GALS Interface Implementation Yuan-Teng Chang; Wei-Che Chen; Hung-Yue Tsai; Wei-Min Cheng; Chang-Jiu.
P. Keresztes, L.T. Kóczy, A. Nagy, G.Rózsa: Training Electrical Engineers on Asynchronous Logic Circuits on Constant Weight Codes 1 Training Electrical.
Evolution and History of Programming Languages Software/Hardware/System.
Mahapatra-Texas A&M-Fall'001 Cosimulation II Cosimulation Approaches.
GALAXY Project Final project review IHP, February 4th 2011 Tools Demonstration Dr Lilian Janin, Dr Doug Edwards - University of Manchester.
Addressing the System-on-a-Chip Interconnect Woes Through Communication-Based Design N. Vinay Krishnan EE249 Class Presentation.
Allocator Implementations for Network-on-Chip Routers Daniel U. Becker and William J. Dally Concurrent VLSI Architecture Group Stanford University.
Network-on-Chip Network Adapter and Network Issues System-on-Chip Group, CSE-IMM, DTU.
Network-on-Chip An Overview System-on-Chip Group, CSE-IMM, DTU.
Presenter : Yeh Chi-Tsai System-on-chip validation using UML and CWL Qiang Zhu 1, Ryosuke Oish 1, Takashi Hasegawa 2, Tsuneo Nakata 1 1 Fujitsu Laboratories.
Combinational Logic Design Sections 3-1, 3-2 Mano/Kime.
Network based System on Chip Students: Medvedev Alexey Shimon Ofir Supervisor: Walter Isaschar (Zigmond) Winter-Spring 2006.
UNIVERSITA’ POLITECNICA DELLE MARCHE, ANCONA (ITALY) Massimo Conti, Giovanni Vece TRANSACTION LEVEL POWER ANALYSIS WITHIN SYSTEMC/TLM APPLICATIONS 22.
Lab for Reliable Computing Generalized Latency-Insensitive Systems for Single-Clock and Multi-Clock Architectures Singh, M.; Theobald, M.; Design, Automation.
Network-on-Chip Examples System-on-Chip Group, CSE-IMM, DTU.
1 Computational Energy Cost of TCP CS Paper Discussion Fall Yanpei Chen.
Network-on-Chip Links and Implementation Issues System-on-Chip Group, CSE-IMM, DTU.
Digital System Design Verilog ® HDL Maziar Goudarzi.
Fall 2009 / Winter 2010 Ran Ginosar (
Behavioural synthesis of asynchronous controllers: a case study with a self-timed communication channel Alex Yakovlev, Frank Burns, Alex Bystrov, Albert.
1 Chapter 7 Design Implementation. 2 Overview 3 Main Steps of an FPGA Design ’ s Implementation Design architecture Defining the structure, interface.
Network-on-Chip: Communication Synthesis Department of Computer Science Texas A&M University.
Interconnection Networks: Introduction
(1) Introduction © Sudhakar Yalamanchili, Georgia Institute of Technology, 2006.
© Copyright Alvarion Ltd. Hardware Acceleration February 2006.
(1) Modeling Digital Systems © Sudhakar Yalamanchili, Georgia Institute of Technology, 2006.
Ivanovici1 MAPLD 2005 / 152 Assessing Application Performance in Degraded Network Environments – An FPGA-based Approach – Mihai Ivanovici CERN, Geneva.
1 VERILOG Fundamentals Workshop סמסטר א ' תשע " ה מרצה : משה דורון הפקולטה להנדסה Workshop Objectives: Gain basic understanding of the essential concepts.
Chap. 1 Overview of Digital Design with Verilog. 2 Overview of Digital Design with Verilog HDL Evolution of computer aided digital circuit design Emergence.
R OUTE P ACKETS, N OT W IRES : O N -C HIP I NTERCONNECTION N ETWORKS Veronica Eyo Sharvari Joshi.
1 Digital System Design Subject Name : Digital System Design Course Code : IT- 308 Instructor : Amit Prakash Singh Home page :
Principles Of Digital Design Chapter 1 Introduction Design Representation Levels of Abstraction Design Tasks and Design Processes CAD Tools.
ASIC/FPGA design flow. FPGA Design Flow Detailed (RTL) Design Detailed (RTL) Design Ideas (Specifications) Design Ideas (Specifications) Device Programming.
CS533 Concepts of Operating Systems Jonathan Walpole.
Design Verification An Overview. Powerful HDL Verification Solutions for the Industry’s Highest Density Devices  What is driving the FPGA Verification.
Department of Communication Engineering, NCTU
1 H ardware D escription L anguages Modeling Digital Systems.
Lecture 2 1 ECE 412: Microcomputer Laboratory Lecture 2: Design Methodologies.
TEMPLATE DESIGN © Hardware Design, Synthesis, and Verification of a Multicore Communication API Ben Meakin, Ganesh Gopalakrishnan.
Languages for HW and SW Development Ondrej Cevan.
CS 8501 Networks-on-Chip (NoCs) Lukasz Szafaryn 15 FEB 10.
Veronica Eyo Sharvari Joshi. System on chip Overview Transition from Ad hoc System On Chip design to Platform based design Partitioning the communication.
Chapter 0 deSiGn conCepTs EKT 221 / 4 DIGITAL ELECTRONICS II.
Reading1: An Introduction to Asynchronous Circuit Design Al Davis Steve Nowick University of Utah Columbia University.
MILAN: Technical Overview October 2, 2002 Akos Ledeczi MILAN Workshop Institute for Software Integrated.
EL 402Spring Ilker Hamzaoglu1 EL402 VLSI System Design II Spring 2009 Instructor: Ilker Hamzaoglu MDBF 1037 Teaching Assistant:
SOC Virtual Prototyping: An Approach towards fast System- On-Chip Solution Date – 09 th April 2012 Mamta CHALANA Tech Leader ST Microelectronics Pvt. Ltd,
A flexible simulator for control- dominated distributed real-time systems Johannes Petersson IDA/SaS/ESLAB Johannes Petersson IDA/SaS/ESLAB Master’s Thesis.
Networks-on-Chip (NoC) Suleyman TOSUN Computer Engineering Deptartment Hacettepe University, Turkey.
1 Presenter: Min Yu,Lo 2015/12/21 Kumar, S.; Jantsch, A.; Soininen, J.-P.; Forsell, M.; Millberg, M.; Oberg, J.; Tiensyrja, K.; Hemani, A. VLSI, 2002.
5-1 Logic System Design I VHDL Design Principles ECGR2181 Reading: Chapter 5.0, 5.1, 5.3 port ( I: in STD_LOGIC_VECTOR (1 to 9); EVEN, ODD: out STD_LOGIC.
Data and Computer Communications Chapter 10 – Circuit Switching and Packet Switching.
Advanced Processor Group The School of Computer Science A Dynamic Link Allocation Router Wei Song, Doug Edwards Advanced Processor Group The University.
SCORES: A Scalable and Parametric Streams-Based Communication Architecture for Modular Reconfigurable Systems Abelardo Jara-Berrocal, Ann Gordon-Ross NSF.
Data and Computer Communications, 9/E ISBN-13: William Stalling Data Communications Concept CSC230 Prof. F. Aljamal.
EECE 320 L8: Combinational Logic design Principles 1Chehab, AUB, 2003 EECE 320 Digital Systems Design Lecture 8: Combinational Logic Design Principles.
Digital System Design An Introduction to Verilog® HDL
EEE2135 Digital Logic Design Chapter 1. Introduction
CS341 Digital Logic and Computer Organization F2003
All Programmable FPGAs, SoCs, and 3D ICs
VHDL Introduction.
THE ECE 554 XILINX DESIGN PROCESS
Digital Designs – What does it take
THE ECE 554 XILINX DESIGN PROCESS
Presentation transcript:

Network-on-Chip A Channel Library for Asynchronous Circuit Design Supporting Mixed-Mode Modeling System-on-Chip Group, CSE-IMM, DTU

© System-on-Chip Group, CSE-IMM, DTU 2 Modeling Asynchronous Circuits Balsa Tangram CHP Verilog VHDL SystemC Asynchronous CommunityIndustry Standard

© System-on-Chip Group, CSE-IMM, DTU 3 Paper Contribution Modeling and simulation of asynchronous circuits at different and mixed level of abstraction using SystemC Provide a Channel model that supports different data-types and protocols for seamless design flow

© System-on-Chip Group, CSE-IMM, DTU 4 Overview Motivation  Modeling Asychronous Circuits at Different Levels of Abstraction Channel Model Requirements  Channel Phases to Capture Communication Order  Translation to Physical Asynchronous Protocol Channel Model Implementation Illustration of Channel Usage in Asynchronous Network-on-Chip Design Conclusions

© System-on-Chip Group, CSE-IMM, DTU 5 Design Iteration Producer Send(data) Consumer Receive(data) High-level Model Consumer Handshake Control Data Storage Producer Handshake Control Data Storage Low-level Model Consumer Handshake Control Data Storage Producer Send(data) Mixed-level Model Consumer Producer Mixed-level Model Handshake Control Data Storage Receive(data) Channel

© System-on-Chip Group, CSE-IMM, DTU 6 Design Iteration Producer Send(data) Consumer Receive(data) High-level Model Consumer Handshake Control Data Storage Producer Handshake Control Data Storage Low-level Model Consumer Handshake Control Data Storage Producer Send(data) Mixed-level Model Consumer Producer Mixed-level Model Handshake Control Data Storage Receive(data) Channel

© System-on-Chip Group, CSE-IMM, DTU 7 Channel Behaviour SETUPRECOVERTRANSFERSETUPRECOVER TRANSFER Channel Phase IDLE Channel Data VALID XXX send(); receive(); send(); receive(); Module Calls VALIDXXX req ack Data VALID Abstract Channel Behaviour Used in High-Level Model Physical Channel Behaviour (4-ph-bd) Used in Low-Level Model

© System-on-Chip Group, CSE-IMM, DTU 8 Producer Channel Design ch_phase Data Lines Translator Protocol-Independent Channel 4-phase-bundled-data Channel ack req data send() probe() send_if recieve() probe() receive_if Abstract Interface Consumer Real Interface Abstract to physical data flow

© System-on-Chip Group, CSE-IMM, DTU 9 Channel Design ch_phase Data Lines Translator Protocol-Independent Channel 4-phase-bundled-data Channel ack req data send() probe() send_if recieve() probe() receive_if Producer Real Interface Consumer Abstract Interface Physical to abstract data flow

© System-on-Chip Group, CSE-IMM, DTU 10 Channel Design ch_phase Data Lines Translator Protocol-Independent Channel 4-phase-bundled-data Channel ack req data send() probe() send_if recieve() probe() receive_if Producer Real Interface Consumer Real Interface Physical to physical data flow

© System-on-Chip Group, CSE-IMM, DTU 11 Abstract to Physical Channel Translation send(); SETUP TRANSFERRECOVERIDLE req ack phase Procedural Call data VALIDXXX Consumer Handshake Control Data Storage Producer Send(data)

© System-on-Chip Group, CSE-IMM, DTU 12 Channel Usage in NoC Store-and-forward, TorusWormhole, Grid X-bar Abstract Physical Mixed- Mode Channel Library

© System-on-Chip Group, CSE-IMM, DTU 13 Conclusions Channel concept: that allows abstract, mixed and physical communication which enables the modeling and simulation of asynchronous protocols Channel implementation: supports seamless design refinement realized in SystemC Channel Usage: Applied in top-down design methodology for asynchronous networks-on-chip design

© System-on-Chip Group, CSE-IMM, DTU 14 References 1. J. Sparsø, S. Furber, “Principles of Asynchronous Circuit Design,” Chapter 8, Kluwer Academic Pub M. Pedersen, “Asynchronous Design Using Plain VHDL in a Standard CAD-tool Framework”, ACiD-WG Workshop, A. Saifhashemi, “Verilog HDL: A Replacement for CSP”, ACiD-WG, A. Bardsley and D. Edwards, “Compiling the language Balsa to delay-insensitive hardware”, Hardware Description Languages and their Applications, K. v Berkel, J. Kessels, M. Roncken, R. Saeijs, and F. Schalij, “The VLSI- Programming Language Tangram and Its Translation into Handshake Circuits”, W. J. Dally and B. Towles, “Route packets, not wires: On-chip interconnection networks”, DAC, SystemC Workgroup, 8. T. Grötker, S. Liao, G. Martin, and S. Swan, “System Design with SystemC,” Kluwer Academic Pub., T. Fitzpatrick, “SystemVerilog for VHDL Users”, DATE, 2004