VLSI Programming of Asynchronous circuits for Low Power Kees van Berkel Philips Research Lab. Martin Rem Eindhoven University of Technology.

Slides:

Advertisements

Similar presentations

Static CMOS Circuits.

Advertisements

Sequential Logic Circuits. Set-Reset Latch The Set-Reset latch or bistable is a simple sequential logic circuit that remembers what has happened to the.

Introduction to VLSI Programming TU/e course 2IN30 Lecture 2: Control Handshake Circuits (1) Prof.dr.ir Kees van Berkel [Dr. Johan Lukkien] [Dr.ir. Ad.

HDL Programming Fundamentals

Types of Logic Circuits

Verilog Intro: Part 1.

Reading1: An Introduction to Asynchronous Circuit Design Al Davis Steve Nowick University of Utah Columbia University.

Introduction to VLSI Programming TU/e course 2IN30 Lecture 3: Control Handshake Circuits (2)

1 BalsaOpt a tool for Balsa Synthesis Francisco Fernández-Nogueira, UPC (Spain) Josep Carmona, UPC (Spain)

Circuits require memory to store intermediate data

Introduction to Digital Systems By Dr. John Abraham UT-Panam.

Introduction to VLSI Programming Lecture 6: Resource sharing (course 2IN30) Prof. dr. ir.Kees van Berkel.

Chapter 6 – Selected Design Topics Part 1 – The Design Space Logic and Computer Design Fundamentals.

Lab 1 Structure of a PLD Module M1.4 Experiment 1 (p. 40)

TDC 311 Digital Logic. Truth Tables  AND  OR  NOT  NAND  NOR  XOR  XNOR.

Introduction to Silicon Programming in the Tangram/Haste language Material adapted from lectures by: Prof.dr.ir Kees van Berkel [Dr. Johan Lukkien] [Dr.ir.

Lecture 21, Slide 1EECS40, Fall 2004Prof. White Lecture #21 OUTLINE –Sequential logic circuits –Fan-out –Propagation delay –CMOS power consumption Reading:

Sequential Circuit Introduction to Counter

L23 – Arithmetic Logic Units. Arithmetic Logic Units (ALU)  Modern ALU design  ALU is heart of datapath  Ref: text Unit 15 9/2/2012 – ECE 3561 Lect.

ECE 331 – Digital System Design Power Dissipation and Propagation Delay.

GK-12 Student designed project (AP physics) Digital logic and Boolean algebra exercise. IC logic gates brought from Stevens were used in making simple.

Advanced Digital Design Asynchronous EDA by A. Steininger, J. Lechner and R. Najvirt Vienna University of Technology.

Gheorghe M. Ştefan

NOCTI Review Lesson 4 Objectives:

ECE 2372 Modern Digital System Design

Review: CMOS Inverter: Dynamic

SUPLEMENTARY CHAPTER 1: An Introduction to Digital Logic The Architecture of Computer Hardware and Systems Software: An Information Technology Approach.

Basics of Energy & Power Dissipation Lecture notes S. Yalamanchili, S. Mukhopadhyay. A. Chowdhary.

Ratioed Circuits Ratioed circuits use weak pull-up and stronger pull-down networks. The input capacitance is reduced and hence logical effort. Correct.

1/8/ L3 Data Path DesignCopyright Joanne DeGroat, ECE, OSU1 ALUs and Data Paths Subtitle: How to design the data path of a processor.

Chapter 2Basic Digital Logic1 Chapter 2. Basic Digital Logic2 Outlines  Basic Digital Logic Gates  Two types of digital logic circuits Combinational.

Asynchronous circuit design in control driven approach Name: Chi-Chuan Chuang Date:

Logic Gates. Outline  Logic Gates  The Inverter  The AND Gate  The OR Gate  The NAND Gate  The NOR Gate  The XOR Gate  The XNOR Gate  Drawing.

Sneha.  Gates Gates  Characteristics of gates Characteristics of gates  Basic Gates Basic Gates  AND Gate AND Gate  OR gate OR gate  NOT gate NOT.

Reading1: An Introduction to Asynchronous Circuit Design Al Davis Steve Nowick University of Utah Columbia University.

Module 1.2 Introduction to Verilog

The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – 30 Lab 2: CMOS Design.

Basics of Energy & Power Dissipation

1 Logic Gates and Circuits  Logic Gates Logic Gates  The Inverter The Inverter  The AND Gate The AND Gate  The OR Gate The OR Gate  The NAND Gate.

Logic Gates. AND gate Produces an output only if both inputs are on Input AInput BOutput (Q) Q=

Introduction to ASIC flow and Verilog HDL

9/15/09 - L19 Sequential CircuitsCopyright Joanne DeGroat, ECE, OSU1 Sequential Cirucits.

CMOS Logic Gates. NMOS transistor acts as a switch 2 When gate voltage is 0 V No channel is formed current does not flow easily “open switch” When gate.

Introduction to Verilog

The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – 30 Lab 2: NAND gate.

ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices XOR and parity check Circuits.

The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – 30 Lab 2: NAND gate.

Exp#5 & 6 Introduction to Verilog COE203 Digital Logic Laboratory Dr. Ahmad Almulhem KFUPM Spring 2009.

Basic Gates and ICs 74LS00 Quad 2-Input NAND gate 74LS02 Quad 2-Input NOR gate 74LS04 Quad 2-Input NOT gate 74LS08 Quad 2-Input AND gate 74LS32 Quad 2-Input.

Chapter 5 Combinational Logic 组合逻辑

ECE 3130 Digital Electronics and Design

Eng. Mai Z. Alyazji October, 2016

Subtitle: How to design the data path of a processor.

Discussion 2: More to discuss

Swamynathan.S.M AP/ECE/SNSCT

Sequential Circuit: Counter

KS4 Electricity – Electronic systems

Principles & Applications

Reading: Hambley Ch. 7; Rabaey et al. Sec. 5.2

Introduction to DIGITAL CIRCUITS MODELING & VERIFICATION using VERILOG [Part-I]

Introduction toVLSI Programming Lecture 4: Data handshake circuits

Discrete Mathematics CS 2610

Introduction to Silicon Programming in the Tangram/Haste language

Reference: Moris Mano 4th Edition Chapter 5

Theremin Oscillator Circuit

Eng. Ahmed M Bader El-Din October, 2018

Introduction to VLSI Programming Lecture 5: Tangram & Tools

Introduction to Silicon Programming in the Tangram/Haste language

Presentation transcript:

VLSI Programming of Asynchronous circuits for Low Power Kees van Berkel Philips Research Lab. Martin Rem Eindhoven University of Technology

Tangram: Tool name: Tangram CMOS dissipates when active The power consumption = the amount of activity. Energy consumption: To reduce the energy consumption of ICs: A. reduce the energy consumption per transition B. reduce the number of transitions

Tangram: An ancient Chinese game that is also known as "the wisdom puzzle".

Tangram: Tangram programs contain 4-p HS components. Think two-phase build four-phase HS components are connected through channels Channel has two ports. A. active port (signal a request). B. passive port (respond an ack). Channel has two wires: Xreq and Xack. Note that for CMOS 0-->1 consume power (charge capacitance). 1-->0 discharge the capacitance.

Basic gate energy consumption: A. Inverter: E inv =1 output =1 when input = 0

Basic gate energy consumption: B. Nand: E nand =1 C. And: E and =2

Basic gate energy consumption: D. Nor : E nor =1 E. OR: E or =2

Basic gate energy consumption: Another Or: E or =1 Another And: E and =1

Basic gate energy consumption: E: Xor: E xor =2 F: Xor: E xor =1.5 C=1 if A=1 and B=0 or A=0 B=1

Basic gate energy consumption: G: Xnor: E xnor =2 Xnor: E xnor =1.5

Basic gate energy consumption: C-element: E c =3 another C-element: E c =2

Control Handshake Components repeater: control the unbounded repetition of an action. Sequencer: control the sequential execution of two actions mixer: provide access to a shared resource to two parties Active port passive port

Control Handshake Components repeater: E rep =2 initial x=1 A. ar+ ==>x- (inv- +1) ==> br+ (nor+ 1) B. ba+ ==> br- (nor- 1) C. ba- ==> br+ (nor+ 1) D. ba+ ==> br- (nor- 1) C and D loop forever. x Active port passive port

Control Handshake Components sequencer: E seq =10 initial x=1 y=0 A. ar+ ==> br+ (and+ 2) B. ba+ ==> x=0 y=1 (invX- invY+ 2) ==> br- (and- 2) C. ba- ==> cr+ (nor+ 1) D. ca+ ==> aa+ E. ar- ==> x=1 y=0 (invX+ invY- 2) ==> cr- (nor- 1) F. ca- ==> aa-

Control Handshake Components mixer (call element): E mix = E call = 8 all variables are zero: A. ar+ ==> cr+ (or+ 2) B. ca+ ==> aa+ (c-ele+ 2) C. ar- ==> cr- (or- 2) D. ca- ==> aa- (c-ele- 2)

Control Handshake Components duplicator: E dup = E seq + 2E mix =26 -fold repeater: E 2m = E dup

Control Handshake Components N-fold repeater: A. N=1 : wire B. N is even: N=2*(N/2) C. N is odd: N=1+(N-1)

Control Handshake Components select: E sel = ? (hw)

Control Handshake Components Parallel : E par = ?

Datapath Handshake Components Handshake latch:

Datapath Handshake Components Transfer: E tran =0 Simple assignment: E ass =no of bits*(E read +E write )

Datapath Handshake Components 2-place ripple register: Tangram Program: proc (a?W & b!W) begin x0,x1: var W | forever do b!x1; x1:=x0;a?x0 end x0x1

Datapath Handshake Components 4-place ripple register: n-place ripple register:

Datapath Handshake Components Adder:

Datapath Handshake Components Comparator: And Operation:

Handshake Circuit Addition:

Handshake Circuit Waggin FIFO:

Handshake Circuit: Optimization Mixer: ar+ ==> ca+ ar- ==> ca- Asymmetric C-element ca ar aa

Handshake Circuit: Optimization Seq-Mixer reordering r1 p1 p2 p1 p2 r2 r1 r2