Jan-01HERAB-FCS1 Hera-B Fast Control System G. Hochweller G. Delfs P. Gasiorek.

Slides:



Advertisements
Similar presentations
XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 4 December 2008 Martin Postranecky Matt Warren, Matthew Wing.
Advertisements

XFEL C+C HARDWARE : REQUIREMENTS 1) To receive, process and store Timing Signals from TR ( Timing Receiver ) in same crate : - 5 MHz Bunch CLOCK - Bunch.
IO Interfaces and Bus Standards. Interface circuits Consists of the cktry required to connect an i/o device to a computer. On one side we have data bus.
INPUT-OUTPUT ORGANIZATION
01/11/2002SNS Software Final Design Review1 V123S Event Link Encoder, Transmission System and PLL Receiver Thomas M. Kerner (BNL) SNS Global Controls.
PROGRAMMABLE PERIPHERAL INTERFACE -8255
Dr A Sahu Dept of Comp Sc & Engg. IIT Guwahati I/O + Timer 8155 I/O + Timer 8255 I/O 8255 I/O 8253/54 Timer 8253/54 Timer 2 Port (A,B), No Bidirectional.
20/Oct./2000 CF IEEE NSS 2000 at Lyon,France 1 An MWPC Readout Chip for High Rate Environment Introduction ASIC Structure & Fabrication ASIC Evaluation.
Programmable Interval Timer
Dr A Sahu Dept of Computer Science & Engineering IIT Guwahati.
Programmable Keyboard/ Display Interface: 8279
1/1/ / faculty of Electrical Engineering eindhoven university of technology Processor support devices Part 1:Interrupts and shared memory dr.ir. A.C. Verschueren.
Selection Board PRR G. Avoni, I. Lax, U. Marconi INFN Bologna PRR, 13/6/06.
1 MTD Readout Electronics J. Schambach University of Texas Hefei, March 2011.
David Nelson STAVE Test Electronics July 1, ATLAS STAVE Test Electronics Preliminary V3 Presented by David Nelson.
INPUT-OUTPUT ORGANIZATION
Computer Architecture Lecture 08 Fasih ur Rehman.
28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky TIM OVERVIEW1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics.
MB, 9/8/041 Introduction to TDC-II and Address Map Mircea Bogdan (UC)
TID and TS J. William Gu Data Acquisition 1.Trigger distribution scheme 2.TID development 3.TID in test setup 4.TS development.
Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.
The 8253 Programmable Interval Timer
F.F. - 18/07/ User Guide of the Input Trigger Multiplexer unit with input signal rate counters.
SNS Integrated Control System SNS Timing Master LA-UR Eric Bjorklund.
Advanced Microprocessor1 I/O Interface Programmable Interval Timer: 8254 Three independent 16-bit programmable counters (timers). Each capable in counting.
S. Brambilla, “Recent DAQ integration test at L.N.L May 2008” 7 th AGATA Week, Uppsala, 8-11 July th AGATA Week Uppsala, 8-11 July 2008 Recent.
A Front End and Readout System for PET Overview: –Requirements –Block Diagram –Details William W. Moses Lawrence Berkeley National Laboratory Department.
11 October 2002Matthew Warren - Trigger Board CDR1 Trigger Board CDR Matthew Warren University College London 11 October 2002.
First ideas for the Argontube electronics Shaper, simulations Block Diagram for analog path Delta Code Data Reduction Bus system, Controller Max.
C. Combaret DIF_GDIF_MDIF_D ASU 6x 24 HR2 ASU USB Hub RPi USB2 DCC SDCC RPi USB 1 hub+Rpi for 4 cassettes 1 DCC for 8 cassettes (1 spare) Trigger.
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
3/3/991 Minutes from the fall 98 DAQ meetings: TOF crate will always be running in the single event mode Silicon crate may pipeline several (4?) events.
Upgrade to the Read-Out Driver for ATLAS Silicon Detectors Atlas Wisconsin/LBNL Group John Joseph March 21 st 2007 ATLAS Pixel B-Layer Upgrade Workshop.
5/7/2004Tomi Mansikkala User guide for SVT/XTRP TX firmware v1.0 XTRP out Control FPGA Tomi: - Introduction - Control bit descriptions - Test Pattern format.
1 The PHENIX Muon Identifier Front End Electronics Andrew Glenn (University of Tennessee), for the PHENIX collaboration Andrew Glenn 5/1/01 April APS Meeting.
FPGA firmware of DC5 FEE. Outline List of issue Data loss issue Command error issue (DCM to FEM) Command lost issue (PC with USB connection to GANDALF)
DEPT OF MODERN PHYSICS, USTC Electronics System of MC IHEP, Beijing ___________________________________________ Muon Group, USTC, Hefei.
Trigger Meeting: Greg Iles5 March The APV Emulator (APVE) Task 1. –The APV25 has a 10 event buffer in de-convolution mode. –Readout of an event =
20 Out-panel Overview Crate-based (VME 9U) architecture. 4 crates for entire MUID system: –North Horizontal, North Vertical, South Horizontal, South Vertical.
CSC Muon Sorter M. Matveev Rice University January 7, 2003.
L3DAQ An Introduction Michael Clements 5/5/03. A Quick Glance The DZero DAQ L3DAQ components L3DAQ communication An in depth look at monitoring Michael.
TTC for NA62 Marian Krivda 1), Cristina Lazzeroni 1), Roman Lietava 1)2) 1) University of Birmingham, UK 2) Comenius University, Bratislava, Slovakia 3/1/20101.
I/O Organization Competency – C6. Important facts to remember when I/O devices are to be connected to CPU There is a vast variety of I/O devices. Some.
1 Level 1 Pre Processor and Interface L1PPI Guido Haefeli L1 Review 14. June 2002.
Integration and commissioning of the Pile-Up VETO.
18/05/2000Richard Jacobsson1 - Readout Supervisor - Outline Readout Supervisor role and design philosophy Trigger distribution Throttling and buffer control.
1 Carleton/Montreal Electronics development J.-P Martin (Montreal) Shengli Liu & M. Dixit (Carleton) LC TPC Meeting DESY Hamburg, 4 June 2007.
ATLAS SCT/Pixel TIM FDR/PRR28 June 2004 TIM Requirements - John Lane1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics John.
General Tracker Meeting: Greg Iles4 December Status of the APV Emulator (APVE) First what whyhow –Reminder of what the APVE is, why we need it and.
New digital readout of HFRAMDON neutron counters Proposal Version 2.
1 Timing of the calorimeter monitoring signals 1.Introduction 2.LED trigger signal timing * propagation delay of the broadcast calibration command * calibration.
Grzegorz Kasprowicz1 Level 1 trigger sorter implemented in hardware.
Configuration and local monitoring
End OF Column Circuits – Design Review
Class Exercise 1B.
LHC1 & COOP September 1995 Report
Vito Palladino Straw Working Group 23/3/2015
Readout System of the CMS Pixel Detector
Iwaki System Readout Board User’s Guide
DCH FEE 28 chs DCH prototype FEE &
ATLAS Local Trigger Processor
CMS EMU TRIGGER ELECTRONICS
DMA CONTROLLER 8257 Features: It is a 4-channel DMA.
Master I/O Connectors PL12 PL14 PL21 PL20 PL17.
Communication & Control
Trigger system Marián Krivda (University of Birmingham)
Global chip connections
Multi Chip Module (MCM) The ALICE Silicon Pixel Detector (SPD)
HCAL DAQ Interface Eric Hazen Jim Rohlf Shouxiang Wu Boston University
Preliminary design of the behavior level model of the chip
Presentation transcript:

Jan-01HERAB-FCS1 Hera-B Fast Control System G. Hochweller G. Delfs P. Gasiorek

Jan-01HERAB-FCS2 Master Fiber TX Fiber TX Fiber RX Fiber RX Daughter System Overview VME Crate Backplane Optical Fiber Links Twisted Pair (2x30 )

Jan-01HERAB-FCS3 front panel signals Master Module VME interface, registers FLT interface FLT inhibit logic event reordering logic event rejection logic fiber data selection SHARC interface statistics, histogram

Jan-01HERAB-FCS4 Master Module, Front Panel Signals Input (TTL)Output (NIM) BX-Pulse First Bunch Trigger 1 Trigger 2 Trigger 3 Trigger 4 Handshake FLT Disable FLT-Enable Output (TTL) FLT-Accepted FLT-Rejected Handshake BX-Pulse FLT-Enable FLT-Accepted FLT-Rejected Handshake First Level Trigger Data Connector

Jan-01HERAB-FCS5 FEA VME P1 Master Module, VME Interface and Registers FEA VME P2 fifo depth BA + 4 readout duration BA + 8 control bits BA + 16 trigger offset BA + 20 buffer delay BA + 12 VME BUS random factor BA + 24 daughter command BA + 28 VME event (write only) BA + 40 latest accept BA + 0 BA = VME base address (bits ) 8 bits32 bits

Jan-01HERAB-FCS6 Master Module, FLT interface FLT connector diff. line receiver diff. line driver FLT_BX latch FLT handshake generation FLT_ACC FLT_BX BX_FLT FLT_ACCEPT FLT_HANDSHAKE

Jan-01HERAB-FCS7 Master Module, event reordering logic BXP synchro- nization trigger random trigger FLT event FLT_ACC request arbitration VME trigger BX minus trigger offset FLT_BX reordering RAM (dual port) ADDR DATA ADDR BX minus latest accept RQ code event found 0 1 MPX

Jan-01HERAB-FCS8 Master Module, FLT inhibit logic BX FLT_BX B A A - B B A A > B latest accept B A A - B event too late

Jan-01HERAB-FCS9 Master Module, event rejection logic readout buffer overflow OR event too fast reject event inhibit FLT (VME) inhibit FLT (LEMO)

Jan-01HERAB-FCS10 Master Module, readout buffer overflow handshake (VME) handshake (LEMO) OR readout buffer overflow event found 0 1 MPX handshake mode readout duration counter load decr =0 data readout duration BX pulse B A A = B fifo depth fifo fill counter incr decr

Jan-01HERAB-FCS11 Master Module, event too fast event too fast event too fast counter load decr =0 data buffer delay BX pulse event found AND

Jan-01HERAB-FCS12 BX cnt BA + 96 BA LD load BX TAG Master Module, statistics and histogram BA = VME base address (bits ) 32 bits 64 bits reset statistics LEMO inhibit cnt BA + 68 CLR total inhibit cnt BA + 64 CLR 'too fast' inhibit cnt BA + 76 CLR VME inhibit cnt BA + 72 CLR FLT latency histo BA BA+2043 'too late' inhibit cnt BA + 84 CLR buffer ovfl inhibit cnt BA + 80 CLR update histo VME data 256*32 bits

Jan-01HERAB-FCS13 Master Module, fiber data selection priority arbitration comm high comm low event FLT-BX comm high comm low FLT #, BX # altern. fiber data

Jan-01HERAB-FCS14 Master Module, SHARC interface SHARC link FIFO 16 words 84 bits FLT BX (8) physical BX (8) FLT (16) trigger code (4) 96 bits MPX 4 bits eventlink ready BX TAG (48)

Jan-01HERAB-FCS15 Fiber Transmitter Module FAN OUT FEA HSSL TX DATA (20) BX pulse (diff) DATA (ser) FAN OUT (8) DATA (ser) FC 266 FC Fiber

Jan-01HERAB-FCS16 Fiber Receiver Module FEA HSSL RCV FC Fiber DATA (20) BXP DATA (20) BXP (diff.) DATA (20) BXP (diff.)

Jan-01HERAB-FCS17 front panel signals Daughter Module data from master, address decoding, registers event offset BXP, TP delay backplane data generation data selection BXP TP BXP_DEL TP_DEL data (20) register delay correction CAN BUS Interface

Jan-01HERAB-FCS18 Daughter Module, Front Panel Signals Input SIG-1 (TTL) SIG-2 (TTL) Cluster/Daughter Address Code Connector Fiber Data Input Connector Diagnostic Connector CAN Bus Connectors

Jan-01HERAB-FCS19 addr decod Daughter Module, Data Input and Registers RCV strobe pulse gener trigger mask BXP delay error handling fiber data input conn BXP offset strobe pattern 8 bits3 bits addr code conn (diff.) (23) BXP ERR data (20) CLU (6) DAU (6) test pulse delay test pulse trigger offset TEST-PULSE ERR_128 HIT

Jan-01HERAB-FCS20 Daughter Module, address decoding OR B A A = B DAUGHTER (6) AND HIT OR= 0 B A A = B = 0 CLUSTER (6) DAUGHTER (6) CLUSTER (6) from ADDRESS CODE CONNECTOR from FIBER DATA INPUT

Jan-01HERAB-FCS21 Daughter Module, BXP and TP delay BXP_DEL* progr delay line * 0.5 ns BXP delay BX pulse BXP_DEL TP_DEL* progr delay line * 0.5 ns TP delay Test pulse TP_DEL

Jan-01HERAB-FCS22 Daughter Module, event offset RAM address counter (0...7) BXP event offset RAM (dual port) ADDR DATA ADDR data with offset B A A - B BXP OFFSET (3) data from master

Jan-01HERAB-FCS23 Daughter Module, delay correction latch (23) CLK QD latch (23) CLK QD latch (23) CLK QD BXP data with offset corrected data delay < 20 ns delay ns delay > 70 ns

Jan-01HERAB-FCS24 Daughter Module, data selection data code select TP request data code (4) BX# count CNT QD LD FLT# count CNT QD LD data (16) (16) (8) FLT RAN VME LE1 LE2 LE3 LE4 TP trigger delay TP AND MASK OR (8) LD FLT# LD BX# FLT# BX# trigger code gener trigger found trigger code backplane data generation

Jan-01HERAB-FCS25 Daughter Module, backplane data SWI FLT-ACC (level) FLT-ACC (pulse) latch (39) STROBE (8) FLT_BX# (7) BX# (8) FLT# (16) SIG-1 SIG-2 BXPTP EN_TP backplane