FTK-ROD FLOW CONTROL Anton Kapliy Enrico Fermi Institute University of Chicago March 30 2012 1.

Slides:



Advertisements
Similar presentations
By Sunil G. Kulkarni, SO/F, Pelletron-Linac Facility, BARC-TIFR. 21/01/2011 ASET.
Advertisements

DUAL-OUTPUT HOLA FIRMWARE AND TESTS Anton Kapliy Mel Shochet Fukun Tang Daping Weng.
INPUT-OUTPUT ORGANIZATION
HOLA and FTK_IM tests in SR1. Duo-HOLA in Pixel & SCT RODs New HOLA works as a drop-in replacement for the original HOLA in both Pixel and SCT RODs It.
A Gigabit Ethernet Link Source Card Robert E. Blair, John W. Dawson, Gary Drake, David J. Francis*, William N. Haberichter, James L. Schlereth Argonne.
DUAL-OUTPUT HOLA MAY 2011 STATUS Anton Kapliy Mel Shochet Fukun Tang.
UCHOLA Firmware and Tests UCHOLA Design Team Anton Kapliy Mel Shochet Fukun Tang Lauren Tompkins Daping Weng Enrico Fermi Institute University of Chicago.
Detector Array Controller Based on First Light First Light PICNIC Array Mux PICNIC Array Mux Image of ESO Messenger Front Page M.Meyer June 05 NGC High.
Configuration. Mirjana Stojanovic Process of loading bitstream of a design into the configuration memory. Bitstream is the transmission.
INPUT-OUTPUT ORGANIZATION
PP2 Status F. Bellina. Problem solved.. Problem with inhibit and reading temperature and many crazy behavior Solved with a new FPGA firmware: the hardware.
Saverio Minutoli INFN Genova 1 T1 Electronic status Electronic items involved: Anode Front End Card Cathode Front End Card Read-Out Control card Slow Control.
MICROPROCESSOR INPUT/OUTPUT
OPTO Link using Altera Stratix GX transceiver Jerzy Zieliński PERG group Warsaw.
SODA: Synchronization Of Data Acquisition I.Konorov  Requirements  Architecture  System components  Performance  Conclusions and outlook PANDA FE-DAQ.
Tuesday September Cambridge1 GDCC “next replacement of the LDA” Franck GASTALDI.
Main Board Status MB2 v1 for FATALIC & QIE 10/06/2015Roméo BONNEFOY - LPC Clermont1 Roméo BONNEFOY François Vazeille LPC Clermont-Ferrand.
1 6 Further System Fundamentals (HL) 6.5 Computer – Peripheral Communication.
Design and Performance of a PCI Interface with four 2 Gbit/s Serial Optical Links Stefan Haas, Markus Joos CERN Wieslaw Iwanski Henryk Niewodnicznski Institute.
FIFO 64KX9 FIFO 64KX9 CLOCK D/A Converter 10 bit D/A Converter 10 bit Up-Converter LO Down ConverterIntegrator To DAQ Card 9 Bit Basic Schematic of.
J. Prast, G. Vouters, Arlington, March 2010 DHCAL DIF Status Julie Prast, Guillaume Vouters 1. Future CCC Use in DHCAL Setup 2. Calice DAQ Firmware Implementation.
Data Link and Flow Control Networks and Protocols Prepared by: TGK First Prepared on: Last Modified on: Quality checked by: Copyright 2009 Asia Pacific.
FPGA firmware of DC5 FEE. Outline List of issue Data loss issue Command error issue (DCM to FEM) Command lost issue (PC with USB connection to GANDALF)
1 07/10/07 Forward Vertex Detector Technical Design – Electronics DAQ Readout electronics split into two parts – Near the detector (ROC) – Compresses and.
GBT SCA overview Slide 1-5 Work status Slide 6-10 Shuaib Ahmad Khan.
SRS Activities at IFIN-HH: VMM2 Hybrid, FECv6 Firmware, High- Density Optical ATCA-SRS Mezzanine Sorin Martoiu, Michele Renda, Paul Vartolomei (IFIN-HH.
Damper board (redux) SHARC overview Bill A. May 17, 2004.
HOLA installation in USA15. Status 8 Pixel + 8 SCT HOLAs installed in USA15 DAQ channels connected to the ROSes FTK fibers laid under the floor and placed.
US Peripheral Crate VMEbus Controller Ben Bylsma EMU – ESR CERN, November 2003.
1 Status of Validation Board, Selection Board and L0DU Patrick Robbe, LAL Orsay, 19 Dec 2006.
Software for tests: AMB and LAMB configuration - Available tools FTK Workshop – Pisa 13/03/2013 Daniel Magalotti University of Modena and Reggio Emilia.
GBT protocol implementation on Xilinx FPGAs Csaba SOOS PH-ESE-BE-OT.
August 24, 2011IDAP Kick-off meeting - TileCal ATLAS TileCal Upgrade LHC and ATLAS current status LHC designed for cm -2 s 7+7 TeV Limited to.
Sumary of the LKr WG R. Fantechi 31/8/2012. SLM readout restart First goal – Test the same configuration as in 2010 (rack TS) – All old power supplies.
Compute Node Tutorial(2) Agenda Introduce to RocketIO How to build a optical link connection Backplane and cross link communications How to.
Status and Plans for Xilinx Development
PC-based L0TP Status Report “on behalf of the Ferrara L0TP Group” Ilaria Neri University of Ferrara and INFN - Italy Ferrara, September 02, 2014.
Calliope-Louisa Sotiropoulou FTK: E RROR D ETECTION AND M ONITORING Aristotle University of Thessaloniki FTK WORKSHOP, ALEXANDROUPOLI: 10/03/2014.
HO / RPC Trigger Links Optical SLB Review E. Hazen, J. Rohlf, S.X. Wu Boston University.
1 HOLA status – February 2011 ● What's been done: ● Firmware for Cyclone IV FPGA for Tang's board – Emulation of TLK2501 transmission protocol – Flow control.
FONT5 digital feedback boards
A DWDM link for Real-Time data acquisition systems
Firmware development for the AM Board
Technology Brief: D-Link Unidirectional Link Detection (DULD)
IAPP - FTK workshop – Pisa march, 2013
ATLAS Pre-Production ROD Status SCT Version
Initial check-out of Pulsar prototypes
LAMB: Hardware & Firmware
Production Firmware - status Components TOTFED - status
* Initialization (power-up, run)
A few notes on Altera transceivers
Update on CSC Endcap Muon Port Card
CSC EMU Muon Port Card (MPC)
SLP1 design Christos Gentsos 9/4/2014.
A New Clock Distribution/Topology Processor Module for KOTO (CDT)
FrontEnd LInk eXchange
1 Input-Output Organization Computer Organization Computer Architectures Lab Peripheral Devices Input-Output Interface Asynchronous Data Transfer Modes.
SEABAS/EUTelescope Integration Idea
FMC adapter status Luis Miguel Jara Casas 5/09/2017.
HOLA tests: Chicago BER with >2.5E15 bits (~8 weeks of running)
Sheng-Li Liu, James Pinfold. University of Alberta
Software Implementation of USB 3.0 Stack
Asynchronous Serial Communications
8-layer PC Board, 2 Ball-Grid Array FPGA’s, 718 Components/Board
Serial Communication Interface: Using 8251
Impact of Serializer/Deserializer Architecture on ETD High-Speed Links
Tests Front-end card Status
HD44780 LCD programming From the Hardware Side
New DCM, FEMDCM DCM jobs DCM upgrade path
TTC setup at MSU 6U VME-64 TTC Crate: TTC clock signal is
Presentation transcript:

FTK-ROD FLOW CONTROL Anton Kapliy Enrico Fermi Institute University of Chicago March

Design Objectives ATLAS Upgrade Week at Stanford. A.Kapliy - 03/30/ Send out one more (identical) copy of ROD data stream to FTK via a second S-Link fiber Allow FTK to assert flow control through the S-Link return channel, but otherwise have no impact on data-taking Operate in normal (single-channel) mode when FTK is disconnected / absent Provide a resilience mechanism against spurious data coming from the FTK link ◦ In the initial commissioning period, FTK may be power-cycled or re-loaded with bad firmware

Bird’s-eye view: S-LINK forward transmission ATLAS Upgrade Week at Stanford. A.Kapliy - 03/30/ FIFO32->16 50 MHz 100 MHz TX wrapper TX duplicator TLK2501 transceiver Forward data flow: Identical data is sent through both optical fibers Data is sourced from a single FIFO and duplicated just before entering transceivers Downstream consumers of this data are: ROS’s ROBIN card FTK_IM mezzanine card Xilinx transceiver Serial connection via optical transceiver FTK_IM 2 GHz (after 8b/10b) S-Link firmware inside HOLA 40 MHz Data from the ROD comes in through a parallel port DAQ (ROS+ROBIN)

Bird’s-eye view: S-LINK return channel & XOFF ATLAS Upgrade Week at Stanford. A.Kapliy - 03/30/ FIFO32->16 40 MHz 50 MHz 100 MHz Data from the ROD comes in through a parallel port TX wrapper TX duplicator RX wrapper (x2) TLK2501 transceiver Xilinx transceiver Serial connection via optical transceiver FTK_IM read-enable XOFF_FTK XOFF_DAQ Return data flow: Return channel allows ROS->ROD communication: Link-down, link-reset, XOFF, general return lines DAQ channel implements full S-Link protocol: Responsible for link startup & link reset FTK channel only implements XOFF part of S-Link protocol: FTK XOFF is effectively OR’ed with DAQ XOFF But see additional details in a later slide 2 GHz (after 8b/10b) DAQ (ROS+ROBIN) S-Link firmware inside HOLA If FIFO is half-full, assert LFF (Link-full flag) OR

FTK plays no role in link startup ATLAS Upgrade Week at Stanford. A.Kapliy - 03/30/ S-Link is a stateful protocol that requires a handshake with the remote side before the link can come up ◦ Handshake uses LDOWN and RRES signals from the ROS return line FTK does not participate in handshake: ◦ S-Link will come up even without FTK ◦ But: link will not work without a connected ROS On ROD side, we can start listening for FTK XOFF commands as soon as we see recovered clock on the FTK return line On FTK side (downstream), we use a modified S-Link receiver that does not require the initial handshake ◦ Just plug the fiber and it’s ready-to-use almost right away

Additional information on FTK XOFF ATLAS Upgrade Week at Stanford. A.Kapliy - 03/30/ FIFO RX wrapper (x2) TLK2501 transceiver Xilinx transceiver FTK_IM read-enable Actual flow control logic is: XOFF = (XOFF_FTK and FTK_XOFF_ENA) or (XOFF_DAQ) In other words, FTK will not participate in flow control at all – until the FTK_XOFF_ENA register has been set by the downstream FTK_IM board. If DAQ link goes down: the entire S-Link stops functioning until the initialization handshake is repeated with the ROS If FTK link goes down: XOFF_FTK signal will be automatically set to 0 if there is no recovered clock from FTK side. Effectively, the link will continue operating normally in DAQ-only mode. DAQ (ROS+ROBIN) FTK_XOFF_ENA (register) FTK_LRL[4] FTK_XOFF_ENA XOFF_FTK XOFF_DAQ OR FTK_XOFF_ENA register Set to 0 on power-up Set to 1 after the following 16-word sequence of 4-bit patterns is received on FTK_LRL line: d1e2 a3d4 b5a6 b7e8 Can be manually set to 0 again by setting FTK_LRL to 0xf (1111)

Firmware ATLAS Upgrade Week at Stanford. A.Kapliy - 03/30/ Original S-Link code from CERN assumes that the transceiver is implemented in an external device (TLK2501 chip) Chicago made the following changes: ◦ Utilized internal Altera FPGA transceivers ◦ Added a second channel, as described above INFN also has a version of S-Link firmware for Xilinx transceivers Feel free to us with any technical questions, or if you need a copy of the code: ◦ Anton (HOLA & Altera S-Link): ◦ Alberto (FTK_IM & Xilinx):