9/15/09 - L20 Flip FlopsCopyright 2009 - Joanne DeGroat, ECE, OSU1 Flip Flops Not a gymnastic movement.

Slides:

Advertisements

Similar presentations

L23 – Adder Architectures. Adders  Carry Lookahead adder  Carry select adder (staged)  Carry Multiplexed Adder  Ref: text Unit 15 9/2/2012 – ECE 3561.

Advertisements

Introduction to Sequential Logic Design Latches. 2 Terminology A bistable memory device is the generic term for the elements we are studying. Latches.

Sequential Digital Circuits Dr. Costas Kyriacou and Dr. Konstantinos Tatas.

1 Lecture 14 Memory storage elements  Latches  Flip-flops State Diagrams.

Latches CS370 –Spring 2003 Section 4-2 Mano & Kime.

BR 8/991 Sequential Systems A combinational system is a system whose outputs depends only upon its current inputs. A sequential system is a system whose.

CHAPTER 3 Sequential Logic/ Circuits.  Concept of Sequential Logic  Latch and Flip-flops (FFs)  Shift Registers and Application  Counters (Types,

ECE 331 – Digital System Design Latches and Flip-Flops (Lecture #17) The slides included herein were taken from the materials accompanying Fundamentals.

Computer Architecture CS 215

CPS3340 COMPUTER ARCHITECTURE Fall Semester, /23/2013 Lecture 7: Computer Clock & Memory Elements Instructor: Ashraf Yaseen DEPARTMENT OF MATH &

Fall 2004EE 3563 Digital Systems Design EE 3563 Sequential Logic Design Principles  A sequential logic circuit is one whose outputs depend not only on.

ReturnNext  Latch : a sequential device that watches all of its inputs continuously and changes its outputs at any time, independent of a clocking signal.

1 CS 151: Digital Design Chapter 5: Sequential Circuits 5-3: Flip-Flops I.

Sequential Circuits : Part I Read Sections 5-1, 5-2, 5-3.

EET 1131 Unit 10 Flip-Flops and Registers

ECE 3130 – Digital Electronics and Design Lab 5 Latches and Flip-Flops Fall 2012 Allan Guan.

EKT 124 / 3 DIGITAL ELEKTRONIC 1

INTRODUCTION TO SEQUENCIAL CIRCUIT

Chapter 10 Flip-Flops and Registers Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. William Kleitz.

Sequential circuit Digital electronics is classified into combinational logic and sequential logic. In combinational circuit outpus depends only on present.

EECC341 - Shaaban #1 Lec # 13 Winter Sequential Logic Circuits Unlike combinational logic circuits, the output of sequential logic circuits.

ENGIN112 L20: Sequential Circuits: Flip flops October 20, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 20 Sequential Circuits: Flip.

CS 151 Digital Systems Design Lecture 20 Sequential Circuits: Flip flops.

Latches and Flip-Flops Discussion D4.1 Appendix J.

9/15/09 - L22 Sequential Circuit Design Copyright Joanne DeGroat, ECE, OSU1 Sequential Circuit Design Creating a sequential circuit to address a.

Chapter 3: Sequential Logic Circuit EKT 121 / 4 ELEKTRONIK DIGIT 1.

9/15/09 - L25 Registers & Load Enable Copyright Joanne DeGroat, ECE, OSU1 Registers & Load Enable.

1 CSE370, Lecture 14 Lecture 14 u Logistics n Midterm 1: Average 90/100. Well done! n Midterm solutions online n HW5 due date delayed until this Friday.

Flip Flops. Clock Signal Sequential logic circuits have memory Output is a function of input and present state Sequential circuits are synchronized by.

ECE 301 – Digital Electronics Flip-Flops and Registers (Lecture #15)

ETE Digital Electronics Latches and Flip-Flops [Lecture:12] Instructor: Sajib Roy Lecturer, ETE, ULAB.

Lecture #23 Page 1 ECE 4110– Sequential Logic Design Lecture #23 Agenda 1.Latches and Flip-Flops Review Announcements 1.HW #11assigned.

Astable: Having no stable state. An astable multivibrator oscillates between two quasistable states. Asynchronous Having no fixed time relationship Bistable.

COE 202: Digital Logic Design Sequential Circuits Part 1

Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.

L16 – Testbenches for state machines. VHDL Language Elements  More examples HDL coding of class examples Testbench for example  Testing of examples.

Flip-Flops and Registers

Digital Integrated Circuits© Prentice Hall 1995 Sequential Logic SEQUENTIAL LOGIC.

D Latch Delay (D) latch:a) logic symbolb) NAND implementationc) NOR implementation.

Designing of a D Flip-Flop Final Project ECE 491.

L16 – VHDL for State Machines with binary encoding.

Sequential Design Basics. Lecture 2 topics  A review of devices that hold state A review of Latches A review of Flip-Flops 8/22/2012 – ECE 3561 Lect.

Synchronous Sequential Circuits by Dr. Amin Danial Asham.

9/15/09 - L21 Sequential Circuit Analaysis Copyright Joanne DeGroat, ECE, OSU1 Sequential Circuit Analysis.

Instructor: Alexander Stoytchev CprE 281: Digital Logic.

9/15/09 - L24 Other FF TypesCopyright Joanne DeGroat, ECE, OSU1 Other FF Types.

1 COMP541 Sequential Circuits Montek Singh Feb 1, 2012.

9/15/09 - L26 Shift RegistersCopyright Joanne DeGroat, ECE, OSU1 Shift Registers.

9/15/09 - L13 Technology Mapping & Verificaiton Copyright Joanne DeGroat, ECE, OSU1 Technology Mapping and Verification.

Introduction to Sequential Logic

CE1110: Digital Logic Design Sequential Circuits.

Chapter 10 Flip-Flops and Registers 1. Objectives You should be able to: Explain the internal circuit operation of S-R and gated S-R flip-flops. Explain.

1 Lecture #11 EGR 277 – Digital Logic Ch. 5 - Synchronous Sequential Logic There are two primary classifications of logic circuits: 1.Combinational logic.

1 COMP541 Sequential Circuits Montek Singh Feb 1, 2007.

CEC 220 Digital Circuit Design Latches and Flip-Flops Monday, March 03 CEC 220 Digital Circuit Design Slide 1 of 19.

9/15/09 - L19 Sequential CircuitsCopyright Joanne DeGroat, ECE, OSU1 Sequential Cirucits.

Synchronous Sequential Logic A digital system has combinational logic as well as sequential logic. The latter includes storage elements. feedback path.

EKT 121 / 4 ELEKTRONIK DIGIT I

Chapter 6 – Digital Electronics – Part 1 1.D (Data) Flip Flops 2.RS (Set-Reset) Flip Flops 3.T Flip Flops 4.JK Flip Flops 5.JKMS Flip Flops Information.

Lecture 10 Sequential Circuits The Basic Latch

Synchronous Sequential Circuits by Dr. Amin Danial Asham.

 Flip-flops are digital logic circuits that can be in one of two states.  Flip-flops maintain their state indefinitely until an input pulse called a.

A latch is a temporary storage device that has two stable states (bistable). It is a basic form of memory. The S-R (Set-Reset) latch is the most basic.

Synchronous Sequential Circuits by Dr. Amin Danial Asham.

7. Latches and Flip-Flops Digital Computer Logic.

UNIT 11 LATCHES AND FLIP-FLOPS Click the mouse to move to the next page. Use the ESC key to exit this chapter. This chapter in the book includes: Objectives.

The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – Lab 7 Latches & Flip-flops.

ECE 3130 – Digital Electronics and Design

ECE 4110–5110 Digital System Design

Presentation transcript:

9/15/09 - L20 Flip FlopsCopyright Joanne DeGroat, ECE, OSU1 Flip Flops Not a gymnastic movement.

9/15/09 - L20 Flip FlopsCopyright Joanne DeGroat, ECE, OSU2 Class 20 – Flip Flops  Definitions  Latches Set-Reset – SR The D Latch  Material from section 5-3 of text

Triggers  When the control input to a flip-flop changes value the state of the latch in the flip-flop will change state.  In a D-latch when the control input is a ‘1’, any changes on the input D will propagate to the output with the value of D at the time the control transitions from ‘1’ the final stored value.  In a D flip-flop, the value on D on the rising edge (falling edge) of the control input will be the captured value. 9/15/09 - L20 Flip FlopsCopyright Joanne DeGroat, ECE, OSU3

Flip-flops  Constructed in such a way that they are edge- triggered.  This is in contrast to latches which are level sensitive and said to be transparent.  There are two general methodologies for making flip-flops Edge-triggered Master-Slave 9/15/09 - L20 Flip FlopsCopyright Joanne DeGroat, ECE, OSU4

Master Slave Flip-flops  The Master-Slave SR Flip-flop  And its operation 9/15/09 - L20 Flip FlopsCopyright Joanne DeGroat, ECE, OSU5

Master Slave D Flip-flop  Can be constructed from the MS SR FF by replacing the master SR latch by a D latch.  This arrangement is also negative edge triggered. 9/15/09 - L20 Flip FlopsCopyright Joanne DeGroat, ECE, OSU6

A HDL model of the same  The SR latch model with control input C 9/15/09 - L20 Flip FlopsCopyright Joanne DeGroat, ECE, OSU7 ENTITY SR_latch IS PORT (S,R,C : IN BIT; Q, Q_bar : OUT BIT); END SR_latch; ARCHITECTURE one OF SR_latch IS SIGNAL CS,CR : BIT; SIGNAL Q_int, Q_bar_int : BIT; BEGIN CS <= S nand C after 1 ns; CR <= R nand C after 1 ns; Q_int <= CS nand Q_bar_int after 1 ns; Q_bar_int <= CR nand Q_int after 1 ns; Q <= Q_int; Q_bar <= Q_bar_int; END one;

A testbench to provide stimulus  tb model  Links in the latch in a master slave manner 9/15/09 - L20 Flip FlopsCopyright Joanne DeGroat, ECE, OSU8

VHDL simulation results  Waveform display 9/15/09 - L20 Flip FlopsCopyright Joanne DeGroat, ECE, OSU9

The D Flip-flop  The D can be constructed from the use of a D latch and an SR latch. 9/15/09 - L20 Flip FlopsCopyright Joanne DeGroat, ECE, OSU10

For a positive edge FF  Add an inverter to the clock input 9/15/09 - L20 Flip FlopsCopyright Joanne DeGroat, ECE, OSU11

HDL model and simulation  A HDL model of the D latch was written. 9/15/09 - L20 Flip FlopsCopyright Joanne DeGroat, ECE, OSU12

HDL simulation  Results now for the D F/F  Remember the delays 9/15/09 - L20 Flip FlopsCopyright Joanne DeGroat, ECE, OSU13

Flip flop with preset and clear 9/15/09 - L20 Flip Flops  Allows direct setting of state of flip-flop.  When initially powered state of flip-flop is unknown. The sets the FF to a known state. Copyright Joanne DeGroat, ECE, OSU14

Class 20 assignment  Covered sections 5-1 and 5-2  Problems for hand in L20 HW (on webpage)  Problems for practice none  Reading for next class: sections 5-4 9/15/09 - L20 Flip FlopsCopyright Joanne DeGroat, ECE, OSU15