Flip-Flops Basic concepts. 1/50A. Yaicharoen2 Flip-Flops A flip-flop is a bi-stable device: a circuit having 2 stable conditions (0 or 1) 3 classes of.

Slides:

Advertisements

Similar presentations

Flip-Flops Basic concepts. A. Yaicharoen2 Flip-Flops A flip-flop is a bi-stable device: a circuit having 2 stable conditions (0 or 1) A flip-flop circuit.

Advertisements

Chapter 6 -- Introduction to Sequential Devices. The Sequential Circuit Model Figure 6.1.

Introduction to Sequential Logic Design Latches. 2 Terminology A bistable memory device is the generic term for the elements we are studying. Latches.

Chapter 6 -- Introduction to Sequential Devices

CHAPTER 3 Sequential Logic/ Circuits.  Concept of Sequential Logic  Latch and Flip-flops (FFs)  Shift Registers and Application  Counters (Types,

Classification of Digital Circuits  Combinational. Output depends only on current input values.  Sequential. Output depends on current input values and.

1 KU College of Engineering Elec 204: Digital Systems Design Lecture 12 Basic (NAND) S – R Latch “Cross-Coupling” two NAND gates gives the S -R Latch:

1 Kuliah Rangkaian Digital Kuliah 8: Rangkaian Logika Sekuensial Teknik Komputer Universitas Gunadarma.

Fall 2004EE 3563 Digital Systems Design EE 3563 Sequential Logic Design Principles  A sequential logic circuit is one whose outputs depend not only on.

ReturnNext  Latch : a sequential device that watches all of its inputs continuously and changes its outputs at any time, independent of a clocking signal.

1 Chapter 8 Flip-Flops and Related Devices. 2 Figure 8--1 Two versions of SET-RESET (S-R) latches S-R (Set-Reset) Latch.

1 Sequential Circuits –Digital circuits that use memory elements as part of their operation –Characterized by feedback path –Outputs depend not only on.

Nonlinear & Neural Networks LAB. CHAPTER 11 LATCHES AND FLIP-FLOPS 11.1Introduction 11.2Set-Reset Latch 11.3Gated D Latch 11.4Edge-Triggered D Flip-Flop.

Digital Logic Design Lecture 22. Announcements Homework 7 due today Homework 8 on course webpage, due 11/20. Recitation quiz on Monday on material from.

EET 1131 Unit 10 Flip-Flops and Registers

© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.

EKT 124 / 3 DIGITAL ELEKTRONIC 1

Unit 11 Latches and Flip-Flops Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information Engineering Da-Yeh.

Chapter 10 Flip-Flops and Registers Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. William Kleitz.

Digital Logic Design Lecture 23. Announcements Homework 8 due Thursday, 11/20 Exam 3 coming up on Tuesday, 11/25.

Sequential Logic Flip-Flops and Related Devices Dr. Rebhi S. Baraka Logic Design (CSCI 2301) Department of Computer Science Faculty.

Flip-Flops and Related Devices Wen-Hung Liao, Ph.D. 4/10/2002.

© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.

ENGIN112 L20: Sequential Circuits: Flip flops October 20, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 20 Sequential Circuits: Flip.

CS 151 Digital Systems Design Lecture 20 Sequential Circuits: Flip flops.

Flip-Flops and Related Devices

EE365 Adv. Digital Circuit Design Clarkson University Lecture #10 Latches, Flip Flops & Sequential PALS.

Flip-Flops Section 4.3 Mano & Kime. D Latch Q !Q CLK D !S !R S R X 0 Q 0 !Q 0 D CLK Q !Q Note that Q follows D when the clock in high, and.

Chapter 3: Sequential Logic Circuit EKT 121 / 4 ELEKTRONIK DIGIT 1.

Flip Flops. Clock Signal Sequential logic circuits have memory Output is a function of input and present state Sequential circuits are synchronized by.

Astable: Having no stable state. An astable multivibrator oscillates between two quasistable states. Asynchronous Having no fixed time relationship Bistable.

1 Sequential Circuit Latch & Flip-flop. 2 Contents Introduction Memory Element Latch  SR latch  D latch Flip-flop  SR flip-flop  D flip-flop  JK.

Introduction to Sequential Logic Design Flip-flops.

Chap 4. Sequential Circuits

CHAPTER 3 Sequential Logic/ Circuits.  Concept of Sequential Logic  Latch and Flip-flops (FFs)  Shift Registers and Application  Counters (Types,

Flip-Flops and Registers

Introduction to Sequential Logic Design Flip-flops FSM Analysis.

Introduction to Sequential Logic Design Flip-flops.

D Latch Delay (D) latch:a) logic symbolb) NAND implementationc) NOR implementation.

Unit 11 Latches and Flip-Flops Fundamentals of Logic Design By Roth and Kinney.

Company LOGO DKT 122/3 DIGITAL SYSTEM 1 WEEK #12 LATCHES & FLIP-FLOPS.

JK Flip-Flop. JK Flip-flop The most versatile of the flip-flops Has two data inputs (J and K) Do not have an undefined state like SR flip-flops – When.

Instructor: Alexander Stoytchev CprE 281: Digital Logic.

Introduction to Sequential Logic

1 Digital Fundamentals Chapter 8 Flip-Flops and Related Devices Resource: CYU / CSIE / Yu-Hua Lee / Not made by Engr. Umar Talha,

Flip Flop Chapter 15 Subject: Digital System Year: 2009.

Chapter 10 Flip-Flops and Registers 1. Objectives You should be able to: Explain the internal circuit operation of S-R and gated S-R flip-flops. Explain.

EKT 221 / 4 DIGITAL ELECTRONICS II

Synchronous Sequential Logic A digital system has combinational logic as well as sequential logic. The latter includes storage elements. feedback path.

EKT 121 / 4 ELEKTRONIK DIGIT I

Sequential Circuit Latch & Flip-flop. Contents Introduction Memory Element Latch  SR latch  D latch Flip-flop  SR flip-flop  D flip-flop  JK flip-flop.

Chapter 6 – Digital Electronics – Part 1 1.D (Data) Flip Flops 2.RS (Set-Reset) Flip Flops 3.T Flip Flops 4.JK Flip Flops 5.JKMS Flip Flops Information.

Flip Flops 4.1 Latches and Flip-Flops 4 ©Paul Godin Created September 2007 Last edit Sept 2009.

Chapter5: Synchronous Sequential Logic – Part 1

Synchronous Sequential Circuits by Dr. Amin Danial Asham.

A latch is a temporary storage device that has two stable states (bistable). It is a basic form of memory. The S-R (Set-Reset) latch is the most basic.

Synchronous Sequential Circuits by Dr. Amin Danial Asham.

Flip Flops Engr. Micaela Renee Bernardo. A latch is a temporary storage device that has two stable states (bistable). It is a basic form of memory. Latches.

Flip Flops 3.1 Latches and Flip-Flops 3 ©Paul Godin Created September 2007 Last Edit Aug 2013.

Instructor: Alexander Stoytchev CprE 281: Digital Logic.

CHAPTER 11 LATCHES AND FLIP-FLOPS This chapter in the book includes: Objectives Study Guide 11.1Introduction 11.2Set-Reset Latch 11.3Gated D Latch 11.4Edge-Triggered.

© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.

©2010 Cengage Learning SLIDES FOR CHAPTER 11 LATCHES AND FLIP-FLOPS Click the mouse to move to the next page. Use the ESC key to exit this chapter. This.

UNIT 11 LATCHES AND FLIP-FLOPS Click the mouse to move to the next page. Use the ESC key to exit this chapter. This chapter in the book includes: Objectives.

LATCHES AND FLIP-FLOPS

FIGURE 5.1 Block diagram of sequential circuit

CISE204: Design of Digital Systems Lecture 18 : Sequential Circuits

Introduction to Sequential Logic Design

Chapter 6 -- Introduction to Sequential Devices

Presentation transcript:

Flip-Flops Basic concepts

1/50A. Yaicharoen2 Flip-Flops A flip-flop is a bi-stable device: a circuit having 2 stable conditions (0 or 1) 3 classes of flip-flops latches: outputs respond immediately while enabled (no timing control) pulse-triggered flip-flops: outputs response to the triggering pulse edge-triggered flip-flops: outputs responses to the control input edge

1/50A. Yaicharoen3 Conventions The circuit is set means output = 1 The circuit is reset means output = 0 Flip-flops have two output Q and Q’ or (Q and Q) Due to time related characteristic of the flip- flop, Q and Q’ (or Q) are usually represented as followed: Q t or Q: present state Q t+1 or Q + : next state

1/50A. Yaicharoen4 4 Types of Flip-Flops SR flip-flopJK flip-flop D flip-flopT flip-flop

1/50A. Yaicharoen5 SR Latch An SR (or set-reset) latch consists of S (set) input: set the circuit R (reset) input: reset the circuit Q and Q’ output: output of the SR latch in normal and complement form Application example: a switch debouncer

1/50A. Yaicharoen6 SR latch

1/50A. Yaicharoen7 An application of the SR latch (a) Effects of contact bounce. (b) A switch debouncer.

1/50A. Yaicharoen8 latch

1/50A. Yaicharoen9 Gated SR latch (c)(c)

1/50A. Yaicharoen10 Gated D latch

1/50A. Yaicharoen11 Timing Consideration When using a real flip-flop, the following information is needed to be considered: propagation delay (t pLH, t pHL ) - time needed for an input signal to produce an output signal minimum pulse width (t w(min) ) - minimum amount of time a signal must be applied setup and hold time (t su, t h ) - minimum time the input signal must be held fixed before and after the latching action

1/50A. Yaicharoen12 Propagation delays in an SR latch

1/50A. Yaicharoen13 Timing diagram for an SR latch

1/50A. Yaicharoen14 Minimum pulse width constraint

1/50A. Yaicharoen15 Timing diagram for a gated D latch

1/50A. Yaicharoen16 Unpredictable response in a gated D latch

1/50A. Yaicharoen17 Master-slave SR flip-flop

1/50A. Yaicharoen18 Timing diagram for a master-slave SR flip-flop

1/50A. Yaicharoen19 Master-slave JK flip-flop

1/50A. Yaicharoen20 Timing diagram for master-slave JK flip-flop

1/50A. Yaicharoen21 Master-slave D flip-flop

1/50A. Yaicharoen22 Master-slave T flip-flop

1/50A. Yaicharoen23 Positive-edge-triggered D flip-flop

1/50A. Yaicharoen24 Timing diagram for a positive-edge-triggered D flip-flop

1/50A. Yaicharoen25 Negative-edge-triggered D flip-flop

1/50A. Yaicharoen26 Asynchronous Inputs do not require the presence of a control signal preset (PR) - set the flip-flop clear (CLR) - reset the flip-flop useful to bring a flip-flop to a desired initial state

1/50A. Yaicharoen27 Positive-edge-triggered D flip-flop with asynchronous inputs

1/50A. Yaicharoen28 Positive-edge-triggered JK flip-flop

1/50A. Yaicharoen29 Positive-edge-triggered T flip-flop

1/50A. Yaicharoen30 Master-slave JK flip-flop with data lockout

1/50A. Yaicharoen31 Characteristic Equations algebraic descriptions of the next-state table of a flip-flop constructing from the Karnaugh map for Q t+1 in terms of the present state and input

1/50A. Yaicharoen32 Characteristic equations